OpenCores
URL https://opencores.org/ocsvn/pcie_sg_dma/pcie_sg_dma/trunk

Subversion Repositories pcie_sg_dma

[/] [pcie_sg_dma/] [branches/] [Virtex6/] [ML605_ISE13.3/] [MyUserLogic/] [UserLogic_00/] [synopsis] - Blame information for rev 13

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 13 barabba 
{
2 
  'attributes' => {
3 
    'clkWrapper' => 'PCIe_UserLogic_00',
4 
    'coregen_part_family' => 'virtex6',
5 
    'design' => 'PCIe_UserLogic_00',
6 
    'design_full_path' => 'C:\\Temp\\Xilinx PCI Express\\ML605_ISE13.3\\MySysGen\\PCIe_UserLogic_00.mdl',
7 
    'device' => 'xc6vlx240t-1ff1156',
8 
    'device_speed' => -1,
9 
    'entityNamingInstrs' => {
10 
      'namesAlreadyUsed' => {
11 
        'PCIe_UserLogic_00' => 1,
12 
      },
13 
    },
14 
    'fileAttributes' => {
15 
    },
16 
    'files' => [
17 
      'PCIe_UserLogic_00',
18 
      'inout_logic_cw.ngc',
19 
      'user_logic_cw.ngc',
20 
      'PCIe_UserLogic_00.vhd',
21 
      'PCIe_UserLogic_00.xise',
22 
      'PCIe_UserLogic_00.gise',
23 
      'PCIe_UserLogic_00.sgp',
24 
    ],
25 
    'hdlDir' => 'C:/Programmi/Xilinx/13.3/ISE_DS/ISE/sysgen/hdl',
26 
    'hdlKind' => 'vhdl',
27 
    'matlabJavaDirectory' => undef,
28 
    'ncfFile' => 'PCIe_UserLogic_00.ncf',
29 
    'omitIobs' => 0,
30 
    'partFamily' => 'virtex6',
31 
    'proj_type' => 'Project Navigator',
32 
    'sdcFile' => 'PCIe_UserLogic_00.sdc',
33 
    'synthesisTool' => 'XST',
34 
    'sysgen' => 'C:/Programmi/Xilinx/13.3/ISE_DS/ISE/sysgen',
35 
    'systemClockPeriod' => 100,
36 
    'xcfFile' => 'PCIe_UserLogic_00.xcf',
37 
    'xilinx' => 'C:/Programmi/Xilinx/13.3/ISE_DS/ISE',
38 
    'xilinx_package' => 'ff1156',
39 
    'xilinx_part' => 'xc6vlx240t',
40 
    'xilinxfamily' => 'virtex6',
41 
  },
42 
  'entityName' => '',
43 
  'subblocks' => {
44 
    '' => {
45 
      'connections' => {
46 
      },
47 
      'entity' => {
48 
        'attributes' => {
49 
          'hdlArchAttributes' => [
50 
          ],
51 
          'hdlEntityAttributes' => [
52 
          ],
53 
        },
54 
        'connections' => {
55 
          'bram_rd_addr' => 'x_x63',
56 
          'bram_rd_dout' => 'x_x64',
57 
          'bram_wr_addr' => 'x_x65',
58 
          'bram_wr_din' => 'x_x66',
59 
          'bram_wr_en' => 'x_x67',
60 
          'debug_in_1i' => 'x_x1',
61 
          'debug_in_2i' => 'x_x2',
62 
          'debug_in_3i' => 'x_x3',
63 
          'debug_in_4i' => 'x_x4',
64 
          'dma_host2board_busy' => 'x_x5',
65 
          'dma_host2board_done' => 'x_x6',
66 
          'fifo_rd_count' => 'x_x70',
67 
          'fifo_rd_dout' => 'x_x71',
68 
          'fifo_rd_empty' => 'x_x72',
69 
          'fifo_rd_en' => 'x_x73',
70 
          'fifo_rd_pempty' => 'x_x74',
71 
          'fifo_rd_valid' => 'x_x75',
72 
          'fifo_wr_count' => 'x_x76',
73 
          'fifo_wr_din' => 'x_x77',
74 
          'fifo_wr_en' => 'x_x78',
75 
          'fifo_wr_full' => 'x_x79',
76 
          'fifo_wr_pfull' => 'x_x80',
77 
          'inout_logic_cw_ce' => 'x',
78 
          'inout_logic_cw_clk' => 'x_x0',
79 
          'reg01_rd' => 'x_x7',
80 
          'reg01_rv' => 'x_x8',
81 
          'reg01_td' => 'x_x9',
82 
          'reg01_tv' => 'x_x10',
83 
          'reg02_rd' => 'x_x11',
84 
          'reg02_rv' => 'x_x12',
85 
          'reg02_td' => 'x_x13',
86 
          'reg02_tv' => 'x_x14',
87 
          'reg03_rd' => 'x_x15',
88 
          'reg03_rv' => 'x_x16',
89 
          'reg03_td' => 'x_x17',
90 
          'reg03_tv' => 'x_x18',
91 
          'reg04_rd' => 'x_x19',
92 
          'reg04_rv' => 'x_x20',
93 
          'reg04_td' => 'x_x21',
94 
          'reg04_tv' => 'x_x22',
95 
          'reg05_rd' => 'x_x23',
96 
          'reg05_rv' => 'x_x24',
97 
          'reg05_td' => 'x_x25',
98 
          'reg05_tv' => 'x_x26',
99 
          'reg06_rd' => 'x_x27',
100 
          'reg06_rv' => 'x_x28',
101 
          'reg06_td' => 'x_x29',
102 
          'reg06_tv' => 'x_x30',
103 
          'reg07_rd' => 'x_x31',
104 
          'reg07_rv' => 'x_x32',
105 
          'reg07_td' => 'x_x33',
106 
          'reg07_tv' => 'x_x34',
107 
          'reg08_rd' => 'x_x35',
108 
          'reg08_rv' => 'x_x36',
109 
          'reg08_td' => 'x_x37',
110 
          'reg08_tv' => 'x_x38',
111 
          'reg09_rd' => 'x_x39',
112 
          'reg09_rv' => 'x_x40',
113 
          'reg09_td' => 'x_x41',
114 
          'reg09_tv' => 'x_x42',
115 
          'reg10_rd' => 'x_x43',
116 
          'reg10_rv' => 'x_x44',
117 
          'reg10_td' => 'x_x45',
118 
          'reg10_tv' => 'x_x46',
119 
          'reg11_rd' => 'x_x47',
120 
          'reg11_rv' => 'x_x48',
121 
          'reg11_td' => 'x_x49',
122 
          'reg11_tv' => 'x_x50',
123 
          'reg12_rd' => 'x_x51',
124 
          'reg12_rv' => 'x_x52',
125 
          'reg12_td' => 'x_x53',
126 
          'reg12_tv' => 'x_x54',
127 
          'reg13_rd' => 'x_x55',
128 
          'reg13_rv' => 'x_x56',
129 
          'reg13_td' => 'x_x57',
130 
          'reg13_tv' => 'x_x58',
131 
          'reg14_rd' => 'x_x59',
132 
          'reg14_rv' => 'x_x60',
133 
          'reg14_td' => 'x_x61',
134 
          'reg14_tv' => 'x_x62',
135 
          'rst_i' => 'x_x81',
136 
          'rst_o' => 'x_x82',
137 
          'user_int_1o' => 'x_x83',
138 
          'user_int_2o' => 'x_x84',
139 
          'user_int_3o' => 'x_x85',
140 
          'user_logic_cw_ce' => 'x_x68',
141 
          'user_logic_cw_clk' => 'x_x69',
142 
        },
143 
        'entityName' => 'PCIe_UserLogic_00',
144 
        'nets' => {
145 
          'DMA_Host2Board_Busy_reg_ce' => {
146 
            'attributes' => {
147 
              'hdlNetAttributes' => [
148 
              ],
149 
            },
150 
            'hdlType' => 'std_logic',
151 
            'width' => 1,
152 
          },
153 
          'DMA_Host2Board_Done_reg_ce' => {
154 
            'attributes' => {
155 
              'hdlNetAttributes' => [
156 
              ],
157 
            },
158 
            'hdlType' => 'std_logic',
159 
            'width' => 1,
160 
          },
161 
          'clk' => {
162 
            'attributes' => {
163 
              'hdlNetAttributes' => [
164 
              ],
165 
            },
166 
            'hdlType' => 'std_logic',
167 
            'width' => 1,
168 
          },
169 
          'clk_x0' => {
170 
            'attributes' => {
171 
              'hdlNetAttributes' => [
172 
              ],
173 
            },
174 
            'hdlType' => 'std_logic',
175 
            'width' => 1,
176 
          },
177 
          'debug1i_reg_ce' => {
178 
            'attributes' => {
179 
              'hdlNetAttributes' => [
180 
              ],
181 
            },
182 
            'hdlType' => 'std_logic',
183 
            'width' => 1,
184 
          },
185 
          'debug2i_reg_ce' => {
186 
            'attributes' => {
187 
              'hdlNetAttributes' => [
188 
              ],
189 
            },
190 
            'hdlType' => 'std_logic',
191 
            'width' => 1,
192 
          },
193 
          'debug3i_reg_ce' => {
194 
            'attributes' => {
195 
              'hdlNetAttributes' => [
196 
              ],
197 
            },
198 
            'hdlType' => 'std_logic',
199 
            'width' => 1,
200 
          },
201 
          'debug4i_reg_ce' => {
202 
            'attributes' => {
203 
              'hdlNetAttributes' => [
204 
              ],
205 
            },
206 
            'hdlType' => 'std_logic',
207 
            'width' => 1,
208 
          },
209 
          'from_register10_data_out' => {
210 
            'attributes' => {
211 
              'hdlNetAttributes' => [
212 
              ],
213 
            },
214 
            'hdlType' => 'std_logic_vector(31 downto 0)',
215 
            'width' => 32,
216 
          },
217 
          'from_register10_data_out_x0' => {
218 
            'attributes' => {
219 
              'hdlNetAttributes' => [
220 
              ],
221 
            },
222 
            'hdlType' => 'std_logic',
223 
            'width' => 1,
224 
          },
225 
          'from_register11_data_out' => {
226 
            'attributes' => {
227 
              'hdlNetAttributes' => [
228 
              ],
229 
            },
230 
            'hdlType' => 'std_logic_vector(31 downto 0)',
231 
            'width' => 32,
232 
          },
233 
          'from_register11_data_out_x0' => {
234 
            'attributes' => {
235 
              'hdlNetAttributes' => [
236 
              ],
237 
            },
238 
            'hdlType' => 'std_logic_vector(31 downto 0)',
239 
            'width' => 32,
240 
          },
241 
          'from_register12_data_out' => {
242 
            'attributes' => {
243 
              'hdlNetAttributes' => [
244 
              ],
245 
            },
246 
            'hdlType' => 'std_logic',
247 
            'width' => 1,
248 
          },
249 
          'from_register12_data_out_x0' => {
250 
            'attributes' => {
251 
              'hdlNetAttributes' => [
252 
              ],
253 
            },
254 
            'hdlType' => 'std_logic',
255 
            'width' => 1,
256 
          },
257 
          'from_register13_data_out' => {
258 
            'attributes' => {
259 
              'hdlNetAttributes' => [
260 
              ],
261 
            },
262 
            'hdlType' => 'std_logic_vector(31 downto 0)',
263 
            'width' => 32,
264 
          },
265 
          'from_register13_data_out_x0' => {
266 
            'attributes' => {
267 
              'hdlNetAttributes' => [
268 
              ],
269 
            },
270 
            'hdlType' => 'std_logic_vector(31 downto 0)',
271 
            'width' => 32,
272 
          },
273 
          'from_register14_data_out' => {
274 
            'attributes' => {
275 
              'hdlNetAttributes' => [
276 
              ],
277 
            },
278 
            'hdlType' => 'std_logic',
279 
            'width' => 1,
280 
          },
281 
          'from_register14_data_out_x0' => {
282 
            'attributes' => {
283 
              'hdlNetAttributes' => [
284 
              ],
285 
            },
286 
            'hdlType' => 'std_logic',
287 
            'width' => 1,
288 
          },
289 
          'from_register15_data_out' => {
290 
            'attributes' => {
291 
              'hdlNetAttributes' => [
292 
              ],
293 
            },
294 
            'hdlType' => 'std_logic_vector(31 downto 0)',
295 
            'width' => 32,
296 
          },
297 
          'from_register15_data_out_x0' => {
298 
            'attributes' => {
299 
              'hdlNetAttributes' => [
300 
              ],
301 
            },
302 
            'hdlType' => 'std_logic',
303 
            'width' => 1,
304 
          },
305 
          'from_register16_data_out' => {
306 
            'attributes' => {
307 
              'hdlNetAttributes' => [
308 
              ],
309 
            },
310 
            'hdlType' => 'std_logic',
311 
            'width' => 1,
312 
          },
313 
          'from_register16_data_out_x0' => {
314 
            'attributes' => {
315 
              'hdlNetAttributes' => [
316 
              ],
317 
            },
318 
            'hdlType' => 'std_logic',
319 
            'width' => 1,
320 
          },
321 
          'from_register17_data_out' => {
322 
            'attributes' => {
323 
              'hdlNetAttributes' => [
324 
              ],
325 
            },
326 
            'hdlType' => 'std_logic_vector(31 downto 0)',
327 
            'width' => 32,
328 
          },
329 
          'from_register17_data_out_x0' => {
330 
            'attributes' => {
331 
              'hdlNetAttributes' => [
332 
              ],
333 
            },
334 
            'hdlType' => 'std_logic_vector(31 downto 0)',
335 
            'width' => 32,
336 
          },
337 
          'from_register18_data_out' => {
338 
            'attributes' => {
339 
              'hdlNetAttributes' => [
340 
              ],
341 
            },
342 
            'hdlType' => 'std_logic',
343 
            'width' => 1,
344 
          },
345 
          'from_register18_data_out_x0' => {
346 
            'attributes' => {
347 
              'hdlNetAttributes' => [
348 
              ],
349 
            },
350 
            'hdlType' => 'std_logic',
351 
            'width' => 1,
352 
          },
353 
          'from_register19_data_out' => {
354 
            'attributes' => {
355 
              'hdlNetAttributes' => [
356 
              ],
357 
            },
358 
            'hdlType' => 'std_logic_vector(31 downto 0)',
359 
            'width' => 32,
360 
          },
361 
          'from_register19_data_out_x0' => {
362 
            'attributes' => {
363 
              'hdlNetAttributes' => [
364 
              ],
365 
            },
366 
            'hdlType' => 'std_logic_vector(31 downto 0)',
367 
            'width' => 32,
368 
          },
369 
          'from_register1_data_out' => {
370 
            'attributes' => {
371 
              'hdlNetAttributes' => [
372 
              ],
373 
            },
374 
            'hdlType' => 'std_logic',
375 
            'width' => 1,
376 
          },
377 
          'from_register1_data_out_x0' => {
378 
            'attributes' => {
379 
              'hdlNetAttributes' => [
380 
              ],
381 
            },
382 
            'hdlType' => 'std_logic_vector(31 downto 0)',
383 
            'width' => 32,
384 
          },
385 
          'from_register20_data_out' => {
386 
            'attributes' => {
387 
              'hdlNetAttributes' => [
388 
              ],
389 
            },
390 
            'hdlType' => 'std_logic',
391 
            'width' => 1,
392 
          },
393 
          'from_register20_data_out_x0' => {
394 
            'attributes' => {
395 
              'hdlNetAttributes' => [
396 
              ],
397 
            },
398 
            'hdlType' => 'std_logic_vector(31 downto 0)',
399 
            'width' => 32,
400 
          },
401 
          'from_register21_data_out' => {
402 
            'attributes' => {
403 
              'hdlNetAttributes' => [
404 
              ],
405 
            },
406 
            'hdlType' => 'std_logic_vector(31 downto 0)',
407 
            'width' => 32,
408 
          },
409 
          'from_register21_data_out_x0' => {
410 
            'attributes' => {
411 
              'hdlNetAttributes' => [
412 
              ],
413 
            },
414 
            'hdlType' => 'std_logic',
415 
            'width' => 1,
416 
          },
417 
          'from_register22_data_out' => {
418 
            'attributes' => {
419 
              'hdlNetAttributes' => [
420 
              ],
421 
            },
422 
            'hdlType' => 'std_logic',
423 
            'width' => 1,
424 
          },
425 
          'from_register22_data_out_x0' => {
426 
            'attributes' => {
427 
              'hdlNetAttributes' => [
428 
              ],
429 
            },
430 
            'hdlType' => 'std_logic_vector(31 downto 0)',
431 
            'width' => 32,
432 
          },
433 
          'from_register23_data_out' => {
434 
            'attributes' => {
435 
              'hdlNetAttributes' => [
436 
              ],
437 
            },
438 
            'hdlType' => 'std_logic_vector(31 downto 0)',
439 
            'width' => 32,
440 
          },
441 
          'from_register23_data_out_x0' => {
442 
            'attributes' => {
443 
              'hdlNetAttributes' => [
444 
              ],
445 
            },
446 
            'hdlType' => 'std_logic',
447 
            'width' => 1,
448 
          },
449 
          'from_register24_data_out' => {
450 
            'attributes' => {
451 
              'hdlNetAttributes' => [
452 
              ],
453 
            },
454 
            'hdlType' => 'std_logic',
455 
            'width' => 1,
456 
          },
457 
          'from_register24_data_out_x0' => {
458 
            'attributes' => {
459 
              'hdlNetAttributes' => [
460 
              ],
461 
            },
462 
            'hdlType' => 'std_logic_vector(31 downto 0)',
463 
            'width' => 32,
464 
          },
465 
          'from_register25_data_out' => {
466 
            'attributes' => {
467 
              'hdlNetAttributes' => [
468 
              ],
469 
            },
470 
            'hdlType' => 'std_logic_vector(31 downto 0)',
471 
            'width' => 32,
472 
          },
473 
          'from_register25_data_out_x0' => {
474 
            'attributes' => {
475 
              'hdlNetAttributes' => [
476 
              ],
477 
            },
478 
            'hdlType' => 'std_logic',
479 
            'width' => 1,
480 
          },
481 
          'from_register26_data_out' => {
482 
            'attributes' => {
483 
              'hdlNetAttributes' => [
484 
              ],
485 
            },
486 
            'hdlType' => 'std_logic',
487 
            'width' => 1,
488 
          },
489 
          'from_register26_data_out_x0' => {
490 
            'attributes' => {
491 
              'hdlNetAttributes' => [
492 
              ],
493 
            },
494 
            'hdlType' => 'std_logic_vector(31 downto 0)',
495 
            'width' => 32,
496 
          },
497 
          'from_register27_data_out' => {
498 
            'attributes' => {
499 
              'hdlNetAttributes' => [
500 
              ],
501 
            },
502 
            'hdlType' => 'std_logic_vector(31 downto 0)',
503 
            'width' => 32,
504 
          },
505 
          'from_register27_data_out_x0' => {
506 
            'attributes' => {
507 
              'hdlNetAttributes' => [
508 
              ],
509 
            },
510 
            'hdlType' => 'std_logic',
511 
            'width' => 1,
512 
          },
513 
          'from_register28_data_out' => {
514 
            'attributes' => {
515 
              'hdlNetAttributes' => [
516 
              ],
517 
            },
518 
            'hdlType' => 'std_logic',
519 
            'width' => 1,
520 
          },
521 
          'from_register28_data_out_x0' => {
522 
            'attributes' => {
523 
              'hdlNetAttributes' => [
524 
              ],
525 
            },
526 
            'hdlType' => 'std_logic_vector(31 downto 0)',
527 
            'width' => 32,
528 
          },
529 
          'from_register29_data_out' => {
530 
            'attributes' => {
531 
              'hdlNetAttributes' => [
532 
              ],
533 
            },
534 
            'hdlType' => 'std_logic',
535 
            'width' => 1,
536 
          },
537 
          'from_register2_data_out' => {
538 
            'attributes' => {
539 
              'hdlNetAttributes' => [
540 
              ],
541 
            },
542 
            'hdlType' => 'std_logic',
543 
            'width' => 1,
544 
          },
545 
          'from_register2_data_out_x0' => {
546 
            'attributes' => {
547 
              'hdlNetAttributes' => [
548 
              ],
549 
            },
550 
            'hdlType' => 'std_logic_vector(31 downto 0)',
551 
            'width' => 32,
552 
          },
553 
          'from_register30_data_out' => {
554 
            'attributes' => {
555 
              'hdlNetAttributes' => [
556 
              ],
557 
            },
558 
            'hdlType' => 'std_logic_vector(31 downto 0)',
559 
            'width' => 32,
560 
          },
561 
          'from_register31_data_out' => {
562 
            'attributes' => {
563 
              'hdlNetAttributes' => [
564 
              ],
565 
            },
566 
            'hdlType' => 'std_logic',
567 
            'width' => 1,
568 
          },
569 
          'from_register32_data_out' => {
570 
            'attributes' => {
571 
              'hdlNetAttributes' => [
572 
              ],
573 
            },
574 
            'hdlType' => 'std_logic_vector(31 downto 0)',
575 
            'width' => 32,
576 
          },
577 
          'from_register33_data_out' => {
578 
            'attributes' => {
579 
              'hdlNetAttributes' => [
580 
              ],
581 
            },
582 
            'hdlType' => 'std_logic',
583 
            'width' => 1,
584 
          },
585 
          'from_register3_data_out' => {
586 
            'attributes' => {
587 
              'hdlNetAttributes' => [
588 
              ],
589 
            },
590 
            'hdlType' => 'std_logic_vector(31 downto 0)',
591 
            'width' => 32,
592 
          },
593 
          'from_register3_data_out_x0' => {
594 
            'attributes' => {
595 
              'hdlNetAttributes' => [
596 
              ],
597 
            },
598 
            'hdlType' => 'std_logic_vector(31 downto 0)',
599 
            'width' => 32,
600 
          },
601 
          'from_register4_data_out' => {
602 
            'attributes' => {
603 
              'hdlNetAttributes' => [
604 
              ],
605 
            },
606 
            'hdlType' => 'std_logic',
607 
            'width' => 1,
608 
          },
609 
          'from_register4_data_out_x0' => {
610 
            'attributes' => {
611 
              'hdlNetAttributes' => [
612 
              ],
613 
            },
614 
            'hdlType' => 'std_logic',
615 
            'width' => 1,
616 
          },
617 
          'from_register5_data_out' => {
618 
            'attributes' => {
619 
              'hdlNetAttributes' => [
620 
              ],
621 
            },
622 
            'hdlType' => 'std_logic_vector(31 downto 0)',
623 
            'width' => 32,
624 
          },
625 
          'from_register5_data_out_x0' => {
626 
            'attributes' => {
627 
              'hdlNetAttributes' => [
628 
              ],
629 
            },
630 
            'hdlType' => 'std_logic_vector(31 downto 0)',
631 
            'width' => 32,
632 
          },
633 
          'from_register6_data_out' => {
634 
            'attributes' => {
635 
              'hdlNetAttributes' => [
636 
              ],
637 
            },
638 
            'hdlType' => 'std_logic',
639 
            'width' => 1,
640 
          },
641 
          'from_register6_data_out_x0' => {
642 
            'attributes' => {
643 
              'hdlNetAttributes' => [
644 
              ],
645 
            },
646 
            'hdlType' => 'std_logic',
647 
            'width' => 1,
648 
          },
649 
          'from_register7_data_out' => {
650 
            'attributes' => {
651 
              'hdlNetAttributes' => [
652 
              ],
653 
            },
654 
            'hdlType' => 'std_logic_vector(31 downto 0)',
655 
            'width' => 32,
656 
          },
657 
          'from_register7_data_out_x0' => {
658 
            'attributes' => {
659 
              'hdlNetAttributes' => [
660 
              ],
661 
            },
662 
            'hdlType' => 'std_logic_vector(31 downto 0)',
663 
            'width' => 32,
664 
          },
665 
          'from_register8_data_out' => {
666 
            'attributes' => {
667 
              'hdlNetAttributes' => [
668 
              ],
669 
            },
670 
            'hdlType' => 'std_logic_vector(31 downto 0)',
671 
            'width' => 32,
672 
          },
673 
          'from_register8_data_out_x0' => {
674 
            'attributes' => {
675 
              'hdlNetAttributes' => [
676 
              ],
677 
            },
678 
            'hdlType' => 'std_logic',
679 
            'width' => 1,
680 
          },
681 
          'from_register9_data_out' => {
682 
            'attributes' => {
683 
              'hdlNetAttributes' => [
684 
              ],
685 
            },
686 
            'hdlType' => 'std_logic',
687 
            'width' => 1,
688 
          },
689 
          'from_register9_data_out_x0' => {
690 
            'attributes' => {
691 
              'hdlNetAttributes' => [
692 
              ],
693 
            },
694 
            'hdlType' => 'std_logic_vector(31 downto 0)',
695 
            'width' => 32,
696 
          },
697 
          'from_register_data_out' => {
698 
            'attributes' => {
699 
              'hdlNetAttributes' => [
700 
              ],
701 
            },
702 
            'hdlType' => 'std_logic_vector(31 downto 0)',
703 
            'width' => 32,
704 
          },
705 
          'register01rd_reg_ce' => {
706 
            'attributes' => {
707 
              'hdlNetAttributes' => [
708 
              ],
709 
            },
710 
            'hdlType' => 'std_logic',
711 
            'width' => 1,
712 
          },
713 
          'register01rv_reg_ce' => {
714 
            'attributes' => {
715 
              'hdlNetAttributes' => [
716 
              ],
717 
            },
718 
            'hdlType' => 'std_logic',
719 
            'width' => 1,
720 
          },
721 
          'register01td_reg_ce' => {
722 
            'attributes' => {
723 
              'hdlNetAttributes' => [
724 
              ],
725 
            },
726 
            'hdlType' => 'std_logic',
727 
            'width' => 1,
728 
          },
729 
          'register01tv_reg_ce' => {
730 
            'attributes' => {
731 
              'hdlNetAttributes' => [
732 
              ],
733 
            },
734 
            'hdlType' => 'std_logic',
735 
            'width' => 1,
736 
          },
737 
          'register02rd_reg_ce' => {
738 
            'attributes' => {
739 
              'hdlNetAttributes' => [
740 
              ],
741 
            },
742 
            'hdlType' => 'std_logic',
743 
            'width' => 1,
744 
          },
745 
          'register02rv_reg_ce' => {
746 
            'attributes' => {
747 
              'hdlNetAttributes' => [
748 
              ],
749 
            },
750 
            'hdlType' => 'std_logic',
751 
            'width' => 1,
752 
          },
753 
          'register02td_reg_ce' => {
754 
            'attributes' => {
755 
              'hdlNetAttributes' => [
756 
              ],
757 
            },
758 
            'hdlType' => 'std_logic',
759 
            'width' => 1,
760 
          },
761 
          'register02tv_reg_ce' => {
762 
            'attributes' => {
763 
              'hdlNetAttributes' => [
764 
              ],
765 
            },
766 
            'hdlType' => 'std_logic',
767 
            'width' => 1,
768 
          },
769 
          'register03rd_reg_ce' => {
770 
            'attributes' => {
771 
              'hdlNetAttributes' => [
772 
              ],
773 
            },
774 
            'hdlType' => 'std_logic',
775 
            'width' => 1,
776 
          },
777 
          'register03rv_reg_ce' => {
778 
            'attributes' => {
779 
              'hdlNetAttributes' => [
780 
              ],
781 
            },
782 
            'hdlType' => 'std_logic',
783 
            'width' => 1,
784 
          },
785 
          'register03td_reg_ce' => {
786 
            'attributes' => {
787 
              'hdlNetAttributes' => [
788 
              ],
789 
            },
790 
            'hdlType' => 'std_logic',
791 
            'width' => 1,
792 
          },
793 
          'register03tv_reg_ce' => {
794 
            'attributes' => {
795 
              'hdlNetAttributes' => [
796 
              ],
797 
            },
798 
            'hdlType' => 'std_logic',
799 
            'width' => 1,
800 
          },
801 
          'register04rd_reg_ce' => {
802 
            'attributes' => {
803 
              'hdlNetAttributes' => [
804 
              ],
805 
            },
806 
            'hdlType' => 'std_logic',
807 
            'width' => 1,
808 
          },
809 
          'register04rv_reg_ce' => {
810 
            'attributes' => {
811 
              'hdlNetAttributes' => [
812 
              ],
813 
            },
814 
            'hdlType' => 'std_logic',
815 
            'width' => 1,
816 
          },
817 
          'register04td_reg_ce' => {
818 
            'attributes' => {
819 
              'hdlNetAttributes' => [
820 
              ],
821 
            },
822 
            'hdlType' => 'std_logic',
823 
            'width' => 1,
824 
          },
825 
          'register04tv_reg_ce' => {
826 
            'attributes' => {
827 
              'hdlNetAttributes' => [
828 
              ],
829 
            },
830 
            'hdlType' => 'std_logic',
831 
            'width' => 1,
832 
          },
833 
          'register05rd_reg_ce' => {
834 
            'attributes' => {
835 
              'hdlNetAttributes' => [
836 
              ],
837 
            },
838 
            'hdlType' => 'std_logic',
839 
            'width' => 1,
840 
          },
841 
          'register05rv_reg_ce' => {
842 
            'attributes' => {
843 
              'hdlNetAttributes' => [
844 
              ],
845 
            },
846 
            'hdlType' => 'std_logic',
847 
            'width' => 1,
848 
          },
849 
          'register05td_reg_ce' => {
850 
            'attributes' => {
851 
              'hdlNetAttributes' => [
852 
              ],
853 
            },
854 
            'hdlType' => 'std_logic',
855 
            'width' => 1,
856 
          },
857 
          'register05tv_reg_ce' => {
858 
            'attributes' => {
859 
              'hdlNetAttributes' => [
860 
              ],
861 
            },
862 
            'hdlType' => 'std_logic',
863 
            'width' => 1,
864 
          },
865 
          'register06rd_reg_ce' => {
866 
            'attributes' => {
867 
              'hdlNetAttributes' => [
868 
              ],
869 
            },
870 
            'hdlType' => 'std_logic',
871 
            'width' => 1,
872 
          },
873 
          'register06rv_reg_ce' => {
874 
            'attributes' => {
875 
              'hdlNetAttributes' => [
876 
              ],
877 
            },
878 
            'hdlType' => 'std_logic',
879 
            'width' => 1,
880 
          },
881 
          'register06td_reg_ce' => {
882 
            'attributes' => {
883 
              'hdlNetAttributes' => [
884 
              ],
885 
            },
886 
            'hdlType' => 'std_logic',
887 
            'width' => 1,
888 
          },
889 
          'register06tv_reg_ce' => {
890 
            'attributes' => {
891 
              'hdlNetAttributes' => [
892 
              ],
893 
            },
894 
            'hdlType' => 'std_logic',
895 
            'width' => 1,
896 
          },
897 
          'register07rd_reg_ce' => {
898 
            'attributes' => {
899 
              'hdlNetAttributes' => [
900 
              ],
901 
            },
902 
            'hdlType' => 'std_logic',
903 
            'width' => 1,
904 
          },
905 
          'register07rv_reg_ce' => {
906 
            'attributes' => {
907 
              'hdlNetAttributes' => [
908 
              ],
909 
            },
910 
            'hdlType' => 'std_logic',
911 
            'width' => 1,
912 
          },
913 
          'register07td_reg_ce' => {
914 
            'attributes' => {
915 
              'hdlNetAttributes' => [
916 
              ],
917 
            },
918 
            'hdlType' => 'std_logic',
919 
            'width' => 1,
920 
          },
921 
          'register07tv_reg_ce' => {
922 
            'attributes' => {
923 
              'hdlNetAttributes' => [
924 
              ],
925 
            },
926 
            'hdlType' => 'std_logic',
927 
            'width' => 1,
928 
          },
929 
          'register08rd_reg_ce' => {
930 
            'attributes' => {
931 
              'hdlNetAttributes' => [
932 
              ],
933 
            },
934 
            'hdlType' => 'std_logic',
935 
            'width' => 1,
936 
          },
937 
          'register08rv_reg_ce' => {
938 
            'attributes' => {
939 
              'hdlNetAttributes' => [
940 
              ],
941 
            },
942 
            'hdlType' => 'std_logic',
943 
            'width' => 1,
944 
          },
945 
          'register08td_reg_ce' => {
946 
            'attributes' => {
947 
              'hdlNetAttributes' => [
948 
              ],
949 
            },
950 
            'hdlType' => 'std_logic',
951 
            'width' => 1,
952 
          },
953 
          'register08tv_reg_ce' => {
954 
            'attributes' => {
955 
              'hdlNetAttributes' => [
956 
              ],
957 
            },
958 
            'hdlType' => 'std_logic',
959 
            'width' => 1,
960 
          },
961 
          'register09rd_reg_ce' => {
962 
            'attributes' => {
963 
              'hdlNetAttributes' => [
964 
              ],
965 
            },
966 
            'hdlType' => 'std_logic',
967 
            'width' => 1,
968 
          },
969 
          'register09rv_reg_ce' => {
970 
            'attributes' => {
971 
              'hdlNetAttributes' => [
972 
              ],
973 
            },
974 
            'hdlType' => 'std_logic',
975 
            'width' => 1,
976 
          },
977 
          'register09td_reg_ce' => {
978 
            'attributes' => {
979 
              'hdlNetAttributes' => [
980 
              ],
981 
            },
982 
            'hdlType' => 'std_logic',
983 
            'width' => 1,
984 
          },
985 
          'register09tv_reg_ce' => {
986 
            'attributes' => {
987 
              'hdlNetAttributes' => [
988 
              ],
989 
            },
990 
            'hdlType' => 'std_logic',
991 
            'width' => 1,
992 
          },
993 
          'register10rd_reg_ce' => {
994 
            'attributes' => {
995 
              'hdlNetAttributes' => [
996 
              ],
997 
            },
998 
            'hdlType' => 'std_logic',
999 
            'width' => 1,
1000 
          },
1001 
          'register10rv_reg_ce' => {
1002 
            'attributes' => {
1003 
              'hdlNetAttributes' => [
1004 
              ],
1005 
            },
1006 
            'hdlType' => 'std_logic',
1007 
            'width' => 1,
1008 
          },
1009 
          'register10td_reg_ce' => {
1010 
            'attributes' => {
1011 
              'hdlNetAttributes' => [
1012 
              ],
1013 
            },
1014 
            'hdlType' => 'std_logic',
1015 
            'width' => 1,
1016 
          },
1017 
          'register10tv_reg_ce' => {
1018 
            'attributes' => {
1019 
              'hdlNetAttributes' => [
1020 
              ],
1021 
            },
1022 
            'hdlType' => 'std_logic',
1023 
            'width' => 1,
1024 
          },
1025 
          'register11rd_reg_ce' => {
1026 
            'attributes' => {
1027 
              'hdlNetAttributes' => [
1028 
              ],
1029 
            },
1030 
            'hdlType' => 'std_logic',
1031 
            'width' => 1,
1032 
          },
1033 
          'register11rv_reg_ce' => {
1034 
            'attributes' => {
1035 
              'hdlNetAttributes' => [
1036 
              ],
1037 
            },
1038 
            'hdlType' => 'std_logic',
1039 
            'width' => 1,
1040 
          },
1041 
          'register11td_reg_ce' => {
1042 
            'attributes' => {
1043 
              'hdlNetAttributes' => [
1044 
              ],
1045 
            },
1046 
            'hdlType' => 'std_logic',
1047 
            'width' => 1,
1048 
          },
1049 
          'register11tv_reg_ce' => {
1050 
            'attributes' => {
1051 
              'hdlNetAttributes' => [
1052 
              ],
1053 
            },
1054 
            'hdlType' => 'std_logic',
1055 
            'width' => 1,
1056 
          },
1057 
          'register12rd_reg_ce' => {
1058 
            'attributes' => {
1059 
              'hdlNetAttributes' => [
1060 
              ],
1061 
            },
1062 
            'hdlType' => 'std_logic',
1063 
            'width' => 1,
1064 
          },
1065 
          'register12rv_reg_ce' => {
1066 
            'attributes' => {
1067 
              'hdlNetAttributes' => [
1068 
              ],
1069 
            },
1070 
            'hdlType' => 'std_logic',
1071 
            'width' => 1,
1072 
          },
1073 
          'register12td_reg_ce' => {
1074 
            'attributes' => {
1075 
              'hdlNetAttributes' => [
1076 
              ],
1077 
            },
1078 
            'hdlType' => 'std_logic',
1079 
            'width' => 1,
1080 
          },
1081 
          'register12tv_reg_ce' => {
1082 
            'attributes' => {
1083 
              'hdlNetAttributes' => [
1084 
              ],
1085 
            },
1086 
            'hdlType' => 'std_logic',
1087 
            'width' => 1,
1088 
          },
1089 
          'register13rd_reg_ce' => {
1090 
            'attributes' => {
1091 
              'hdlNetAttributes' => [
1092 
              ],
1093 
            },
1094 
            'hdlType' => 'std_logic',
1095 
            'width' => 1,
1096 
          },
1097 
          'register13rv_reg_ce' => {
1098 
            'attributes' => {
1099 
              'hdlNetAttributes' => [
1100 
              ],
1101 
            },
1102 
            'hdlType' => 'std_logic',
1103 
            'width' => 1,
1104 
          },
1105 
          'register13td_reg_ce' => {
1106 
            'attributes' => {
1107 
              'hdlNetAttributes' => [
1108 
              ],
1109 
            },
1110 
            'hdlType' => 'std_logic',
1111 
            'width' => 1,
1112 
          },
1113 
          'register13tv_reg_ce' => {
1114 
            'attributes' => {
1115 
              'hdlNetAttributes' => [
1116 
              ],
1117 
            },
1118 
            'hdlType' => 'std_logic',
1119 
            'width' => 1,
1120 
          },
1121 
          'register14rd_reg_ce' => {
1122 
            'attributes' => {
1123 
              'hdlNetAttributes' => [
1124 
              ],
1125 
            },
1126 
            'hdlType' => 'std_logic',
1127 
            'width' => 1,
1128 
          },
1129 
          'register14rv_reg_ce' => {
1130 
            'attributes' => {
1131 
              'hdlNetAttributes' => [
1132 
              ],
1133 
            },
1134 
            'hdlType' => 'std_logic',
1135 
            'width' => 1,
1136 
          },
1137 
          'register14td_reg_ce' => {
1138 
            'attributes' => {
1139 
              'hdlNetAttributes' => [
1140 
              ],
1141 
            },
1142 
            'hdlType' => 'std_logic',
1143 
            'width' => 1,
1144 
          },
1145 
          'register14tv_reg_ce' => {
1146 
            'attributes' => {
1147 
              'hdlNetAttributes' => [
1148 
              ],
1149 
            },
1150 
            'hdlType' => 'std_logic',
1151 
            'width' => 1,
1152 
          },
1153 
          'sysgen_dut_to_register10_ce' => {
1154 
            'attributes' => {
1155 
              'hdlNetAttributes' => [
1156 
              ],
1157 
            },
1158 
            'hdlType' => 'std_logic',
1159 
            'width' => 1,
1160 
          },
1161 
          'sysgen_dut_to_register10_ce_x0' => {
1162 
            'attributes' => {
1163 
              'hdlNetAttributes' => [
1164 
              ],
1165 
            },
1166 
            'hdlType' => 'std_logic',
1167 
            'width' => 1,
1168 
          },
1169 
          'sysgen_dut_to_register10_clk' => {
1170 
            'attributes' => {
1171 
              'hdlNetAttributes' => [
1172 
              ],
1173 
            },
1174 
            'hdlType' => 'std_logic',
1175 
            'width' => 1,
1176 
          },
1177 
          'sysgen_dut_to_register10_clk_x0' => {
1178 
            'attributes' => {
1179 
              'hdlNetAttributes' => [
1180 
              ],
1181 
            },
1182 
            'hdlType' => 'std_logic',
1183 
            'width' => 1,
1184 
          },
1185 
          'sysgen_dut_to_register10_clr' => {
1186 
            'attributes' => {
1187 
              'hdlNetAttributes' => [
1188 
              ],
1189 
            },
1190 
            'hdlType' => 'std_logic',
1191 
            'width' => 1,
1192 
          },
1193 
          'sysgen_dut_to_register10_clr_x0' => {
1194 
            'attributes' => {
1195 
              'hdlNetAttributes' => [
1196 
              ],
1197 
            },
1198 
            'hdlType' => 'std_logic',
1199 
            'width' => 1,
1200 
          },
1201 
          'sysgen_dut_to_register10_data_in' => {
1202 
            'attributes' => {
1203 
              'hdlNetAttributes' => [
1204 
              ],
1205 
            },
1206 
            'hdlType' => 'std_logic',
1207 
            'width' => 1,
1208 
          },
1209 
          'sysgen_dut_to_register10_data_in_x0' => {
1210 
            'attributes' => {
1211 
              'hdlNetAttributes' => [
1212 
              ],
1213 
            },
1214 
            'hdlType' => 'std_logic',
1215 
            'width' => 1,
1216 
          },
1217 
          'sysgen_dut_to_register10_en' => {
1218 
            'attributes' => {
1219 
              'hdlNetAttributes' => [
1220 
              ],
1221 
            },
1222 
            'hdlType' => 'std_logic',
1223 
            'width' => 1,
1224 
          },
1225 
          'sysgen_dut_to_register10_en_x0' => {
1226 
            'attributes' => {
1227 
              'hdlNetAttributes' => [
1228 
              ],
1229 
            },
1230 
            'hdlType' => 'std_logic',
1231 
            'width' => 1,
1232 
          },
1233 
          'sysgen_dut_to_register11_ce' => {
1234 
            'attributes' => {
1235 
              'hdlNetAttributes' => [
1236 
              ],
1237 
            },
1238 
            'hdlType' => 'std_logic',
1239 
            'width' => 1,
1240 
          },
1241 
          'sysgen_dut_to_register11_ce_x0' => {
1242 
            'attributes' => {
1243 
              'hdlNetAttributes' => [
1244 
              ],
1245 
            },
1246 
            'hdlType' => 'std_logic',
1247 
            'width' => 1,
1248 
          },
1249 
          'sysgen_dut_to_register11_clk' => {
1250 
            'attributes' => {
1251 
              'hdlNetAttributes' => [
1252 
              ],
1253 
            },
1254 
            'hdlType' => 'std_logic',
1255 
            'width' => 1,
1256 
          },
1257 
          'sysgen_dut_to_register11_clk_x0' => {
1258 
            'attributes' => {
1259 
              'hdlNetAttributes' => [
1260 
              ],
1261 
            },
1262 
            'hdlType' => 'std_logic',
1263 
            'width' => 1,
1264 
          },
1265 
          'sysgen_dut_to_register11_clr' => {
1266 
            'attributes' => {
1267 
              'hdlNetAttributes' => [
1268 
              ],
1269 
            },
1270 
            'hdlType' => 'std_logic',
1271 
            'width' => 1,
1272 
          },
1273 
          'sysgen_dut_to_register11_clr_x0' => {
1274 
            'attributes' => {
1275 
              'hdlNetAttributes' => [
1276 
              ],
1277 
            },
1278 
            'hdlType' => 'std_logic',
1279 
            'width' => 1,
1280 
          },
1281 
          'sysgen_dut_to_register11_data_in' => {
1282 
            'attributes' => {
1283 
              'hdlNetAttributes' => [
1284 
              ],
1285 
            },
1286 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1287 
            'width' => 32,
1288 
          },
1289 
          'sysgen_dut_to_register11_data_in_x0' => {
1290 
            'attributes' => {
1291 
              'hdlNetAttributes' => [
1292 
              ],
1293 
            },
1294 
            'hdlType' => 'std_logic',
1295 
            'width' => 1,
1296 
          },
1297 
          'sysgen_dut_to_register11_en' => {
1298 
            'attributes' => {
1299 
              'hdlNetAttributes' => [
1300 
              ],
1301 
            },
1302 
            'hdlType' => 'std_logic',
1303 
            'width' => 1,
1304 
          },
1305 
          'sysgen_dut_to_register11_en_x0' => {
1306 
            'attributes' => {
1307 
              'hdlNetAttributes' => [
1308 
              ],
1309 
            },
1310 
            'hdlType' => 'std_logic',
1311 
            'width' => 1,
1312 
          },
1313 
          'sysgen_dut_to_register12_ce' => {
1314 
            'attributes' => {
1315 
              'hdlNetAttributes' => [
1316 
              ],
1317 
            },
1318 
            'hdlType' => 'std_logic',
1319 
            'width' => 1,
1320 
          },
1321 
          'sysgen_dut_to_register12_ce_x0' => {
1322 
            'attributes' => {
1323 
              'hdlNetAttributes' => [
1324 
              ],
1325 
            },
1326 
            'hdlType' => 'std_logic',
1327 
            'width' => 1,
1328 
          },
1329 
          'sysgen_dut_to_register12_clk' => {
1330 
            'attributes' => {
1331 
              'hdlNetAttributes' => [
1332 
              ],
1333 
            },
1334 
            'hdlType' => 'std_logic',
1335 
            'width' => 1,
1336 
          },
1337 
          'sysgen_dut_to_register12_clk_x0' => {
1338 
            'attributes' => {
1339 
              'hdlNetAttributes' => [
1340 
              ],
1341 
            },
1342 
            'hdlType' => 'std_logic',
1343 
            'width' => 1,
1344 
          },
1345 
          'sysgen_dut_to_register12_clr' => {
1346 
            'attributes' => {
1347 
              'hdlNetAttributes' => [
1348 
              ],
1349 
            },
1350 
            'hdlType' => 'std_logic',
1351 
            'width' => 1,
1352 
          },
1353 
          'sysgen_dut_to_register12_clr_x0' => {
1354 
            'attributes' => {
1355 
              'hdlNetAttributes' => [
1356 
              ],
1357 
            },
1358 
            'hdlType' => 'std_logic',
1359 
            'width' => 1,
1360 
          },
1361 
          'sysgen_dut_to_register12_data_in' => {
1362 
            'attributes' => {
1363 
              'hdlNetAttributes' => [
1364 
              ],
1365 
            },
1366 
            'hdlType' => 'std_logic',
1367 
            'width' => 1,
1368 
          },
1369 
          'sysgen_dut_to_register12_data_in_x0' => {
1370 
            'attributes' => {
1371 
              'hdlNetAttributes' => [
1372 
              ],
1373 
            },
1374 
            'hdlType' => 'std_logic',
1375 
            'width' => 1,
1376 
          },
1377 
          'sysgen_dut_to_register12_en' => {
1378 
            'attributes' => {
1379 
              'hdlNetAttributes' => [
1380 
              ],
1381 
            },
1382 
            'hdlType' => 'std_logic',
1383 
            'width' => 1,
1384 
          },
1385 
          'sysgen_dut_to_register12_en_x0' => {
1386 
            'attributes' => {
1387 
              'hdlNetAttributes' => [
1388 
              ],
1389 
            },
1390 
            'hdlType' => 'std_logic',
1391 
            'width' => 1,
1392 
          },
1393 
          'sysgen_dut_to_register13_ce' => {
1394 
            'attributes' => {
1395 
              'hdlNetAttributes' => [
1396 
              ],
1397 
            },
1398 
            'hdlType' => 'std_logic',
1399 
            'width' => 1,
1400 
          },
1401 
          'sysgen_dut_to_register13_ce_x0' => {
1402 
            'attributes' => {
1403 
              'hdlNetAttributes' => [
1404 
              ],
1405 
            },
1406 
            'hdlType' => 'std_logic',
1407 
            'width' => 1,
1408 
          },
1409 
          'sysgen_dut_to_register13_clk' => {
1410 
            'attributes' => {
1411 
              'hdlNetAttributes' => [
1412 
              ],
1413 
            },
1414 
            'hdlType' => 'std_logic',
1415 
            'width' => 1,
1416 
          },
1417 
          'sysgen_dut_to_register13_clk_x0' => {
1418 
            'attributes' => {
1419 
              'hdlNetAttributes' => [
1420 
              ],
1421 
            },
1422 
            'hdlType' => 'std_logic',
1423 
            'width' => 1,
1424 
          },
1425 
          'sysgen_dut_to_register13_clr' => {
1426 
            'attributes' => {
1427 
              'hdlNetAttributes' => [
1428 
              ],
1429 
            },
1430 
            'hdlType' => 'std_logic',
1431 
            'width' => 1,
1432 
          },
1433 
          'sysgen_dut_to_register13_clr_x0' => {
1434 
            'attributes' => {
1435 
              'hdlNetAttributes' => [
1436 
              ],
1437 
            },
1438 
            'hdlType' => 'std_logic',
1439 
            'width' => 1,
1440 
          },
1441 
          'sysgen_dut_to_register13_data_in' => {
1442 
            'attributes' => {
1443 
              'hdlNetAttributes' => [
1444 
              ],
1445 
            },
1446 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1447 
            'width' => 32,
1448 
          },
1449 
          'sysgen_dut_to_register13_data_in_x0' => {
1450 
            'attributes' => {
1451 
              'hdlNetAttributes' => [
1452 
              ],
1453 
            },
1454 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1455 
            'width' => 32,
1456 
          },
1457 
          'sysgen_dut_to_register13_en' => {
1458 
            'attributes' => {
1459 
              'hdlNetAttributes' => [
1460 
              ],
1461 
            },
1462 
            'hdlType' => 'std_logic',
1463 
            'width' => 1,
1464 
          },
1465 
          'sysgen_dut_to_register13_en_x0' => {
1466 
            'attributes' => {
1467 
              'hdlNetAttributes' => [
1468 
              ],
1469 
            },
1470 
            'hdlType' => 'std_logic',
1471 
            'width' => 1,
1472 
          },
1473 
          'sysgen_dut_to_register14_ce' => {
1474 
            'attributes' => {
1475 
              'hdlNetAttributes' => [
1476 
              ],
1477 
            },
1478 
            'hdlType' => 'std_logic',
1479 
            'width' => 1,
1480 
          },
1481 
          'sysgen_dut_to_register14_ce_x0' => {
1482 
            'attributes' => {
1483 
              'hdlNetAttributes' => [
1484 
              ],
1485 
            },
1486 
            'hdlType' => 'std_logic',
1487 
            'width' => 1,
1488 
          },
1489 
          'sysgen_dut_to_register14_clk' => {
1490 
            'attributes' => {
1491 
              'hdlNetAttributes' => [
1492 
              ],
1493 
            },
1494 
            'hdlType' => 'std_logic',
1495 
            'width' => 1,
1496 
          },
1497 
          'sysgen_dut_to_register14_clk_x0' => {
1498 
            'attributes' => {
1499 
              'hdlNetAttributes' => [
1500 
              ],
1501 
            },
1502 
            'hdlType' => 'std_logic',
1503 
            'width' => 1,
1504 
          },
1505 
          'sysgen_dut_to_register14_clr' => {
1506 
            'attributes' => {
1507 
              'hdlNetAttributes' => [
1508 
              ],
1509 
            },
1510 
            'hdlType' => 'std_logic',
1511 
            'width' => 1,
1512 
          },
1513 
          'sysgen_dut_to_register14_clr_x0' => {
1514 
            'attributes' => {
1515 
              'hdlNetAttributes' => [
1516 
              ],
1517 
            },
1518 
            'hdlType' => 'std_logic',
1519 
            'width' => 1,
1520 
          },
1521 
          'sysgen_dut_to_register14_data_in' => {
1522 
            'attributes' => {
1523 
              'hdlNetAttributes' => [
1524 
              ],
1525 
            },
1526 
            'hdlType' => 'std_logic',
1527 
            'width' => 1,
1528 
          },
1529 
          'sysgen_dut_to_register14_data_in_x0' => {
1530 
            'attributes' => {
1531 
              'hdlNetAttributes' => [
1532 
              ],
1533 
            },
1534 
            'hdlType' => 'std_logic',
1535 
            'width' => 1,
1536 
          },
1537 
          'sysgen_dut_to_register14_en' => {
1538 
            'attributes' => {
1539 
              'hdlNetAttributes' => [
1540 
              ],
1541 
            },
1542 
            'hdlType' => 'std_logic',
1543 
            'width' => 1,
1544 
          },
1545 
          'sysgen_dut_to_register14_en_x0' => {
1546 
            'attributes' => {
1547 
              'hdlNetAttributes' => [
1548 
              ],
1549 
            },
1550 
            'hdlType' => 'std_logic',
1551 
            'width' => 1,
1552 
          },
1553 
          'sysgen_dut_to_register15_ce' => {
1554 
            'attributes' => {
1555 
              'hdlNetAttributes' => [
1556 
              ],
1557 
            },
1558 
            'hdlType' => 'std_logic',
1559 
            'width' => 1,
1560 
          },
1561 
          'sysgen_dut_to_register15_ce_x0' => {
1562 
            'attributes' => {
1563 
              'hdlNetAttributes' => [
1564 
              ],
1565 
            },
1566 
            'hdlType' => 'std_logic',
1567 
            'width' => 1,
1568 
          },
1569 
          'sysgen_dut_to_register15_clk' => {
1570 
            'attributes' => {
1571 
              'hdlNetAttributes' => [
1572 
              ],
1573 
            },
1574 
            'hdlType' => 'std_logic',
1575 
            'width' => 1,
1576 
          },
1577 
          'sysgen_dut_to_register15_clk_x0' => {
1578 
            'attributes' => {
1579 
              'hdlNetAttributes' => [
1580 
              ],
1581 
            },
1582 
            'hdlType' => 'std_logic',
1583 
            'width' => 1,
1584 
          },
1585 
          'sysgen_dut_to_register15_clr' => {
1586 
            'attributes' => {
1587 
              'hdlNetAttributes' => [
1588 
              ],
1589 
            },
1590 
            'hdlType' => 'std_logic',
1591 
            'width' => 1,
1592 
          },
1593 
          'sysgen_dut_to_register15_clr_x0' => {
1594 
            'attributes' => {
1595 
              'hdlNetAttributes' => [
1596 
              ],
1597 
            },
1598 
            'hdlType' => 'std_logic',
1599 
            'width' => 1,
1600 
          },
1601 
          'sysgen_dut_to_register15_data_in' => {
1602 
            'attributes' => {
1603 
              'hdlNetAttributes' => [
1604 
              ],
1605 
            },
1606 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1607 
            'width' => 32,
1608 
          },
1609 
          'sysgen_dut_to_register15_data_in_x0' => {
1610 
            'attributes' => {
1611 
              'hdlNetAttributes' => [
1612 
              ],
1613 
            },
1614 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1615 
            'width' => 32,
1616 
          },
1617 
          'sysgen_dut_to_register15_en' => {
1618 
            'attributes' => {
1619 
              'hdlNetAttributes' => [
1620 
              ],
1621 
            },
1622 
            'hdlType' => 'std_logic',
1623 
            'width' => 1,
1624 
          },
1625 
          'sysgen_dut_to_register15_en_x0' => {
1626 
            'attributes' => {
1627 
              'hdlNetAttributes' => [
1628 
              ],
1629 
            },
1630 
            'hdlType' => 'std_logic',
1631 
            'width' => 1,
1632 
          },
1633 
          'sysgen_dut_to_register16_ce' => {
1634 
            'attributes' => {
1635 
              'hdlNetAttributes' => [
1636 
              ],
1637 
            },
1638 
            'hdlType' => 'std_logic',
1639 
            'width' => 1,
1640 
          },
1641 
          'sysgen_dut_to_register16_ce_x0' => {
1642 
            'attributes' => {
1643 
              'hdlNetAttributes' => [
1644 
              ],
1645 
            },
1646 
            'hdlType' => 'std_logic',
1647 
            'width' => 1,
1648 
          },
1649 
          'sysgen_dut_to_register16_clk' => {
1650 
            'attributes' => {
1651 
              'hdlNetAttributes' => [
1652 
              ],
1653 
            },
1654 
            'hdlType' => 'std_logic',
1655 
            'width' => 1,
1656 
          },
1657 
          'sysgen_dut_to_register16_clk_x0' => {
1658 
            'attributes' => {
1659 
              'hdlNetAttributes' => [
1660 
              ],
1661 
            },
1662 
            'hdlType' => 'std_logic',
1663 
            'width' => 1,
1664 
          },
1665 
          'sysgen_dut_to_register16_clr' => {
1666 
            'attributes' => {
1667 
              'hdlNetAttributes' => [
1668 
              ],
1669 
            },
1670 
            'hdlType' => 'std_logic',
1671 
            'width' => 1,
1672 
          },
1673 
          'sysgen_dut_to_register16_clr_x0' => {
1674 
            'attributes' => {
1675 
              'hdlNetAttributes' => [
1676 
              ],
1677 
            },
1678 
            'hdlType' => 'std_logic',
1679 
            'width' => 1,
1680 
          },
1681 
          'sysgen_dut_to_register16_data_in' => {
1682 
            'attributes' => {
1683 
              'hdlNetAttributes' => [
1684 
              ],
1685 
            },
1686 
            'hdlType' => 'std_logic',
1687 
            'width' => 1,
1688 
          },
1689 
          'sysgen_dut_to_register16_data_in_x0' => {
1690 
            'attributes' => {
1691 
              'hdlNetAttributes' => [
1692 
              ],
1693 
            },
1694 
            'hdlType' => 'std_logic',
1695 
            'width' => 1,
1696 
          },
1697 
          'sysgen_dut_to_register16_en' => {
1698 
            'attributes' => {
1699 
              'hdlNetAttributes' => [
1700 
              ],
1701 
            },
1702 
            'hdlType' => 'std_logic',
1703 
            'width' => 1,
1704 
          },
1705 
          'sysgen_dut_to_register16_en_x0' => {
1706 
            'attributes' => {
1707 
              'hdlNetAttributes' => [
1708 
              ],
1709 
            },
1710 
            'hdlType' => 'std_logic',
1711 
            'width' => 1,
1712 
          },
1713 
          'sysgen_dut_to_register17_ce' => {
1714 
            'attributes' => {
1715 
              'hdlNetAttributes' => [
1716 
              ],
1717 
            },
1718 
            'hdlType' => 'std_logic',
1719 
            'width' => 1,
1720 
          },
1721 
          'sysgen_dut_to_register17_ce_x0' => {
1722 
            'attributes' => {
1723 
              'hdlNetAttributes' => [
1724 
              ],
1725 
            },
1726 
            'hdlType' => 'std_logic',
1727 
            'width' => 1,
1728 
          },
1729 
          'sysgen_dut_to_register17_clk' => {
1730 
            'attributes' => {
1731 
              'hdlNetAttributes' => [
1732 
              ],
1733 
            },
1734 
            'hdlType' => 'std_logic',
1735 
            'width' => 1,
1736 
          },
1737 
          'sysgen_dut_to_register17_clk_x0' => {
1738 
            'attributes' => {
1739 
              'hdlNetAttributes' => [
1740 
              ],
1741 
            },
1742 
            'hdlType' => 'std_logic',
1743 
            'width' => 1,
1744 
          },
1745 
          'sysgen_dut_to_register17_clr' => {
1746 
            'attributes' => {
1747 
              'hdlNetAttributes' => [
1748 
              ],
1749 
            },
1750 
            'hdlType' => 'std_logic',
1751 
            'width' => 1,
1752 
          },
1753 
          'sysgen_dut_to_register17_clr_x0' => {
1754 
            'attributes' => {
1755 
              'hdlNetAttributes' => [
1756 
              ],
1757 
            },
1758 
            'hdlType' => 'std_logic',
1759 
            'width' => 1,
1760 
          },
1761 
          'sysgen_dut_to_register17_data_in' => {
1762 
            'attributes' => {
1763 
              'hdlNetAttributes' => [
1764 
              ],
1765 
            },
1766 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1767 
            'width' => 32,
1768 
          },
1769 
          'sysgen_dut_to_register17_data_in_x0' => {
1770 
            'attributes' => {
1771 
              'hdlNetAttributes' => [
1772 
              ],
1773 
            },
1774 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1775 
            'width' => 32,
1776 
          },
1777 
          'sysgen_dut_to_register17_en' => {
1778 
            'attributes' => {
1779 
              'hdlNetAttributes' => [
1780 
              ],
1781 
            },
1782 
            'hdlType' => 'std_logic',
1783 
            'width' => 1,
1784 
          },
1785 
          'sysgen_dut_to_register17_en_x0' => {
1786 
            'attributes' => {
1787 
              'hdlNetAttributes' => [
1788 
              ],
1789 
            },
1790 
            'hdlType' => 'std_logic',
1791 
            'width' => 1,
1792 
          },
1793 
          'sysgen_dut_to_register18_ce' => {
1794 
            'attributes' => {
1795 
              'hdlNetAttributes' => [
1796 
              ],
1797 
            },
1798 
            'hdlType' => 'std_logic',
1799 
            'width' => 1,
1800 
          },
1801 
          'sysgen_dut_to_register18_ce_x0' => {
1802 
            'attributes' => {
1803 
              'hdlNetAttributes' => [
1804 
              ],
1805 
            },
1806 
            'hdlType' => 'std_logic',
1807 
            'width' => 1,
1808 
          },
1809 
          'sysgen_dut_to_register18_clk' => {
1810 
            'attributes' => {
1811 
              'hdlNetAttributes' => [
1812 
              ],
1813 
            },
1814 
            'hdlType' => 'std_logic',
1815 
            'width' => 1,
1816 
          },
1817 
          'sysgen_dut_to_register18_clk_x0' => {
1818 
            'attributes' => {
1819 
              'hdlNetAttributes' => [
1820 
              ],
1821 
            },
1822 
            'hdlType' => 'std_logic',
1823 
            'width' => 1,
1824 
          },
1825 
          'sysgen_dut_to_register18_clr' => {
1826 
            'attributes' => {
1827 
              'hdlNetAttributes' => [
1828 
              ],
1829 
            },
1830 
            'hdlType' => 'std_logic',
1831 
            'width' => 1,
1832 
          },
1833 
          'sysgen_dut_to_register18_clr_x0' => {
1834 
            'attributes' => {
1835 
              'hdlNetAttributes' => [
1836 
              ],
1837 
            },
1838 
            'hdlType' => 'std_logic',
1839 
            'width' => 1,
1840 
          },
1841 
          'sysgen_dut_to_register18_data_in' => {
1842 
            'attributes' => {
1843 
              'hdlNetAttributes' => [
1844 
              ],
1845 
            },
1846 
            'hdlType' => 'std_logic',
1847 
            'width' => 1,
1848 
          },
1849 
          'sysgen_dut_to_register18_data_in_x0' => {
1850 
            'attributes' => {
1851 
              'hdlNetAttributes' => [
1852 
              ],
1853 
            },
1854 
            'hdlType' => 'std_logic',
1855 
            'width' => 1,
1856 
          },
1857 
          'sysgen_dut_to_register18_en' => {
1858 
            'attributes' => {
1859 
              'hdlNetAttributes' => [
1860 
              ],
1861 
            },
1862 
            'hdlType' => 'std_logic',
1863 
            'width' => 1,
1864 
          },
1865 
          'sysgen_dut_to_register18_en_x0' => {
1866 
            'attributes' => {
1867 
              'hdlNetAttributes' => [
1868 
              ],
1869 
            },
1870 
            'hdlType' => 'std_logic',
1871 
            'width' => 1,
1872 
          },
1873 
          'sysgen_dut_to_register19_ce' => {
1874 
            'attributes' => {
1875 
              'hdlNetAttributes' => [
1876 
              ],
1877 
            },
1878 
            'hdlType' => 'std_logic',
1879 
            'width' => 1,
1880 
          },
1881 
          'sysgen_dut_to_register19_ce_x0' => {
1882 
            'attributes' => {
1883 
              'hdlNetAttributes' => [
1884 
              ],
1885 
            },
1886 
            'hdlType' => 'std_logic',
1887 
            'width' => 1,
1888 
          },
1889 
          'sysgen_dut_to_register19_clk' => {
1890 
            'attributes' => {
1891 
              'hdlNetAttributes' => [
1892 
              ],
1893 
            },
1894 
            'hdlType' => 'std_logic',
1895 
            'width' => 1,
1896 
          },
1897 
          'sysgen_dut_to_register19_clk_x0' => {
1898 
            'attributes' => {
1899 
              'hdlNetAttributes' => [
1900 
              ],
1901 
            },
1902 
            'hdlType' => 'std_logic',
1903 
            'width' => 1,
1904 
          },
1905 
          'sysgen_dut_to_register19_clr' => {
1906 
            'attributes' => {
1907 
              'hdlNetAttributes' => [
1908 
              ],
1909 
            },
1910 
            'hdlType' => 'std_logic',
1911 
            'width' => 1,
1912 
          },
1913 
          'sysgen_dut_to_register19_clr_x0' => {
1914 
            'attributes' => {
1915 
              'hdlNetAttributes' => [
1916 
              ],
1917 
            },
1918 
            'hdlType' => 'std_logic',
1919 
            'width' => 1,
1920 
          },
1921 
          'sysgen_dut_to_register19_data_in' => {
1922 
            'attributes' => {
1923 
              'hdlNetAttributes' => [
1924 
              ],
1925 
            },
1926 
            'hdlType' => 'std_logic',
1927 
            'width' => 1,
1928 
          },
1929 
          'sysgen_dut_to_register19_data_in_x0' => {
1930 
            'attributes' => {
1931 
              'hdlNetAttributes' => [
1932 
              ],
1933 
            },
1934 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1935 
            'width' => 32,
1936 
          },
1937 
          'sysgen_dut_to_register19_en' => {
1938 
            'attributes' => {
1939 
              'hdlNetAttributes' => [
1940 
              ],
1941 
            },
1942 
            'hdlType' => 'std_logic',
1943 
            'width' => 1,
1944 
          },
1945 
          'sysgen_dut_to_register19_en_x0' => {
1946 
            'attributes' => {
1947 
              'hdlNetAttributes' => [
1948 
              ],
1949 
            },
1950 
            'hdlType' => 'std_logic',
1951 
            'width' => 1,
1952 
          },
1953 
          'sysgen_dut_to_register1_ce' => {
1954 
            'attributes' => {
1955 
              'hdlNetAttributes' => [
1956 
              ],
1957 
            },
1958 
            'hdlType' => 'std_logic',
1959 
            'width' => 1,
1960 
          },
1961 
          'sysgen_dut_to_register1_ce_x0' => {
1962 
            'attributes' => {
1963 
              'hdlNetAttributes' => [
1964 
              ],
1965 
            },
1966 
            'hdlType' => 'std_logic',
1967 
            'width' => 1,
1968 
          },
1969 
          'sysgen_dut_to_register1_clk' => {
1970 
            'attributes' => {
1971 
              'hdlNetAttributes' => [
1972 
              ],
1973 
            },
1974 
            'hdlType' => 'std_logic',
1975 
            'width' => 1,
1976 
          },
1977 
          'sysgen_dut_to_register1_clk_x0' => {
1978 
            'attributes' => {
1979 
              'hdlNetAttributes' => [
1980 
              ],
1981 
            },
1982 
            'hdlType' => 'std_logic',
1983 
            'width' => 1,
1984 
          },
1985 
          'sysgen_dut_to_register1_clr' => {
1986 
            'attributes' => {
1987 
              'hdlNetAttributes' => [
1988 
              ],
1989 
            },
1990 
            'hdlType' => 'std_logic',
1991 
            'width' => 1,
1992 
          },
1993 
          'sysgen_dut_to_register1_clr_x0' => {
1994 
            'attributes' => {
1995 
              'hdlNetAttributes' => [
1996 
              ],
1997 
            },
1998 
            'hdlType' => 'std_logic',
1999 
            'width' => 1,
2000 
          },
2001 
          'sysgen_dut_to_register1_data_in' => {
2002 
            'attributes' => {
2003 
              'hdlNetAttributes' => [
2004 
              ],
2005 
            },
2006 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2007 
            'width' => 32,
2008 
          },
2009 
          'sysgen_dut_to_register1_data_in_x0' => {
2010 
            'attributes' => {
2011 
              'hdlNetAttributes' => [
2012 
              ],
2013 
            },
2014 
            'hdlType' => 'std_logic',
2015 
            'width' => 1,
2016 
          },
2017 
          'sysgen_dut_to_register1_en' => {
2018 
            'attributes' => {
2019 
              'hdlNetAttributes' => [
2020 
              ],
2021 
            },
2022 
            'hdlType' => 'std_logic',
2023 
            'width' => 1,
2024 
          },
2025 
          'sysgen_dut_to_register1_en_x0' => {
2026 
            'attributes' => {
2027 
              'hdlNetAttributes' => [
2028 
              ],
2029 
            },
2030 
            'hdlType' => 'std_logic',
2031 
            'width' => 1,
2032 
          },
2033 
          'sysgen_dut_to_register20_ce' => {
2034 
            'attributes' => {
2035 
              'hdlNetAttributes' => [
2036 
              ],
2037 
            },
2038 
            'hdlType' => 'std_logic',
2039 
            'width' => 1,
2040 
          },
2041 
          'sysgen_dut_to_register20_ce_x0' => {
2042 
            'attributes' => {
2043 
              'hdlNetAttributes' => [
2044 
              ],
2045 
            },
2046 
            'hdlType' => 'std_logic',
2047 
            'width' => 1,
2048 
          },
2049 
          'sysgen_dut_to_register20_clk' => {
2050 
            'attributes' => {
2051 
              'hdlNetAttributes' => [
2052 
              ],
2053 
            },
2054 
            'hdlType' => 'std_logic',
2055 
            'width' => 1,
2056 
          },
2057 
          'sysgen_dut_to_register20_clk_x0' => {
2058 
            'attributes' => {
2059 
              'hdlNetAttributes' => [
2060 
              ],
2061 
            },
2062 
            'hdlType' => 'std_logic',
2063 
            'width' => 1,
2064 
          },
2065 
          'sysgen_dut_to_register20_clr' => {
2066 
            'attributes' => {
2067 
              'hdlNetAttributes' => [
2068 
              ],
2069 
            },
2070 
            'hdlType' => 'std_logic',
2071 
            'width' => 1,
2072 
          },
2073 
          'sysgen_dut_to_register20_clr_x0' => {
2074 
            'attributes' => {
2075 
              'hdlNetAttributes' => [
2076 
              ],
2077 
            },
2078 
            'hdlType' => 'std_logic',
2079 
            'width' => 1,
2080 
          },
2081 
          'sysgen_dut_to_register20_data_in' => {
2082 
            'attributes' => {
2083 
              'hdlNetAttributes' => [
2084 
              ],
2085 
            },
2086 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2087 
            'width' => 32,
2088 
          },
2089 
          'sysgen_dut_to_register20_data_in_x0' => {
2090 
            'attributes' => {
2091 
              'hdlNetAttributes' => [
2092 
              ],
2093 
            },
2094 
            'hdlType' => 'std_logic',
2095 
            'width' => 1,
2096 
          },
2097 
          'sysgen_dut_to_register20_en' => {
2098 
            'attributes' => {
2099 
              'hdlNetAttributes' => [
2100 
              ],
2101 
            },
2102 
            'hdlType' => 'std_logic',
2103 
            'width' => 1,
2104 
          },
2105 
          'sysgen_dut_to_register20_en_x0' => {
2106 
            'attributes' => {
2107 
              'hdlNetAttributes' => [
2108 
              ],
2109 
            },
2110 
            'hdlType' => 'std_logic',
2111 
            'width' => 1,
2112 
          },
2113 
          'sysgen_dut_to_register21_ce' => {
2114 
            'attributes' => {
2115 
              'hdlNetAttributes' => [
2116 
              ],
2117 
            },
2118 
            'hdlType' => 'std_logic',
2119 
            'width' => 1,
2120 
          },
2121 
          'sysgen_dut_to_register21_ce_x0' => {
2122 
            'attributes' => {
2123 
              'hdlNetAttributes' => [
2124 
              ],
2125 
            },
2126 
            'hdlType' => 'std_logic',
2127 
            'width' => 1,
2128 
          },
2129 
          'sysgen_dut_to_register21_clk' => {
2130 
            'attributes' => {
2131 
              'hdlNetAttributes' => [
2132 
              ],
2133 
            },
2134 
            'hdlType' => 'std_logic',
2135 
            'width' => 1,
2136 
          },
2137 
          'sysgen_dut_to_register21_clk_x0' => {
2138 
            'attributes' => {
2139 
              'hdlNetAttributes' => [
2140 
              ],
2141 
            },
2142 
            'hdlType' => 'std_logic',
2143 
            'width' => 1,
2144 
          },
2145 
          'sysgen_dut_to_register21_clr' => {
2146 
            'attributes' => {
2147 
              'hdlNetAttributes' => [
2148 
              ],
2149 
            },
2150 
            'hdlType' => 'std_logic',
2151 
            'width' => 1,
2152 
          },
2153 
          'sysgen_dut_to_register21_clr_x0' => {
2154 
            'attributes' => {
2155 
              'hdlNetAttributes' => [
2156 
              ],
2157 
            },
2158 
            'hdlType' => 'std_logic',
2159 
            'width' => 1,
2160 
          },
2161 
          'sysgen_dut_to_register21_data_in' => {
2162 
            'attributes' => {
2163 
              'hdlNetAttributes' => [
2164 
              ],
2165 
            },
2166 
            'hdlType' => 'std_logic',
2167 
            'width' => 1,
2168 
          },
2169 
          'sysgen_dut_to_register21_data_in_x0' => {
2170 
            'attributes' => {
2171 
              'hdlNetAttributes' => [
2172 
              ],
2173 
            },
2174 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2175 
            'width' => 32,
2176 
          },
2177 
          'sysgen_dut_to_register21_en' => {
2178 
            'attributes' => {
2179 
              'hdlNetAttributes' => [
2180 
              ],
2181 
            },
2182 
            'hdlType' => 'std_logic',
2183 
            'width' => 1,
2184 
          },
2185 
          'sysgen_dut_to_register21_en_x0' => {
2186 
            'attributes' => {
2187 
              'hdlNetAttributes' => [
2188 
              ],
2189 
            },
2190 
            'hdlType' => 'std_logic',
2191 
            'width' => 1,
2192 
          },
2193 
          'sysgen_dut_to_register22_ce' => {
2194 
            'attributes' => {
2195 
              'hdlNetAttributes' => [
2196 
              ],
2197 
            },
2198 
            'hdlType' => 'std_logic',
2199 
            'width' => 1,
2200 
          },
2201 
          'sysgen_dut_to_register22_ce_x0' => {
2202 
            'attributes' => {
2203 
              'hdlNetAttributes' => [
2204 
              ],
2205 
            },
2206 
            'hdlType' => 'std_logic',
2207 
            'width' => 1,
2208 
          },
2209 
          'sysgen_dut_to_register22_clk' => {
2210 
            'attributes' => {
2211 
              'hdlNetAttributes' => [
2212 
              ],
2213 
            },
2214 
            'hdlType' => 'std_logic',
2215 
            'width' => 1,
2216 
          },
2217 
          'sysgen_dut_to_register22_clk_x0' => {
2218 
            'attributes' => {
2219 
              'hdlNetAttributes' => [
2220 
              ],
2221 
            },
2222 
            'hdlType' => 'std_logic',
2223 
            'width' => 1,
2224 
          },
2225 
          'sysgen_dut_to_register22_clr' => {
2226 
            'attributes' => {
2227 
              'hdlNetAttributes' => [
2228 
              ],
2229 
            },
2230 
            'hdlType' => 'std_logic',
2231 
            'width' => 1,
2232 
          },
2233 
          'sysgen_dut_to_register22_clr_x0' => {
2234 
            'attributes' => {
2235 
              'hdlNetAttributes' => [
2236 
              ],
2237 
            },
2238 
            'hdlType' => 'std_logic',
2239 
            'width' => 1,
2240 
          },
2241 
          'sysgen_dut_to_register22_data_in' => {
2242 
            'attributes' => {
2243 
              'hdlNetAttributes' => [
2244 
              ],
2245 
            },
2246 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2247 
            'width' => 32,
2248 
          },
2249 
          'sysgen_dut_to_register22_data_in_x0' => {
2250 
            'attributes' => {
2251 
              'hdlNetAttributes' => [
2252 
              ],
2253 
            },
2254 
            'hdlType' => 'std_logic',
2255 
            'width' => 1,
2256 
          },
2257 
          'sysgen_dut_to_register22_en' => {
2258 
            'attributes' => {
2259 
              'hdlNetAttributes' => [
2260 
              ],
2261 
            },
2262 
            'hdlType' => 'std_logic',
2263 
            'width' => 1,
2264 
          },
2265 
          'sysgen_dut_to_register22_en_x0' => {
2266 
            'attributes' => {
2267 
              'hdlNetAttributes' => [
2268 
              ],
2269 
            },
2270 
            'hdlType' => 'std_logic',
2271 
            'width' => 1,
2272 
          },
2273 
          'sysgen_dut_to_register23_ce' => {
2274 
            'attributes' => {
2275 
              'hdlNetAttributes' => [
2276 
              ],
2277 
            },
2278 
            'hdlType' => 'std_logic',
2279 
            'width' => 1,
2280 
          },
2281 
          'sysgen_dut_to_register23_ce_x0' => {
2282 
            'attributes' => {
2283 
              'hdlNetAttributes' => [
2284 
              ],
2285 
            },
2286 
            'hdlType' => 'std_logic',
2287 
            'width' => 1,
2288 
          },
2289 
          'sysgen_dut_to_register23_clk' => {
2290 
            'attributes' => {
2291 
              'hdlNetAttributes' => [
2292 
              ],
2293 
            },
2294 
            'hdlType' => 'std_logic',
2295 
            'width' => 1,
2296 
          },
2297 
          'sysgen_dut_to_register23_clk_x0' => {
2298 
            'attributes' => {
2299 
              'hdlNetAttributes' => [
2300 
              ],
2301 
            },
2302 
            'hdlType' => 'std_logic',
2303 
            'width' => 1,
2304 
          },
2305 
          'sysgen_dut_to_register23_clr' => {
2306 
            'attributes' => {
2307 
              'hdlNetAttributes' => [
2308 
              ],
2309 
            },
2310 
            'hdlType' => 'std_logic',
2311 
            'width' => 1,
2312 
          },
2313 
          'sysgen_dut_to_register23_clr_x0' => {
2314 
            'attributes' => {
2315 
              'hdlNetAttributes' => [
2316 
              ],
2317 
            },
2318 
            'hdlType' => 'std_logic',
2319 
            'width' => 1,
2320 
          },
2321 
          'sysgen_dut_to_register23_data_in' => {
2322 
            'attributes' => {
2323 
              'hdlNetAttributes' => [
2324 
              ],
2325 
            },
2326 
            'hdlType' => 'std_logic',
2327 
            'width' => 1,
2328 
          },
2329 
          'sysgen_dut_to_register23_data_in_x0' => {
2330 
            'attributes' => {
2331 
              'hdlNetAttributes' => [
2332 
              ],
2333 
            },
2334 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2335 
            'width' => 32,
2336 
          },
2337 
          'sysgen_dut_to_register23_en' => {
2338 
            'attributes' => {
2339 
              'hdlNetAttributes' => [
2340 
              ],
2341 
            },
2342 
            'hdlType' => 'std_logic',
2343 
            'width' => 1,
2344 
          },
2345 
          'sysgen_dut_to_register23_en_x0' => {
2346 
            'attributes' => {
2347 
              'hdlNetAttributes' => [
2348 
              ],
2349 
            },
2350 
            'hdlType' => 'std_logic',
2351 
            'width' => 1,
2352 
          },
2353 
          'sysgen_dut_to_register24_ce' => {
2354 
            'attributes' => {
2355 
              'hdlNetAttributes' => [
2356 
              ],
2357 
            },
2358 
            'hdlType' => 'std_logic',
2359 
            'width' => 1,
2360 
          },
2361 
          'sysgen_dut_to_register24_ce_x0' => {
2362 
            'attributes' => {
2363 
              'hdlNetAttributes' => [
2364 
              ],
2365 
            },
2366 
            'hdlType' => 'std_logic',
2367 
            'width' => 1,
2368 
          },
2369 
          'sysgen_dut_to_register24_clk' => {
2370 
            'attributes' => {
2371 
              'hdlNetAttributes' => [
2372 
              ],
2373 
            },
2374 
            'hdlType' => 'std_logic',
2375 
            'width' => 1,
2376 
          },
2377 
          'sysgen_dut_to_register24_clk_x0' => {
2378 
            'attributes' => {
2379 
              'hdlNetAttributes' => [
2380 
              ],
2381 
            },
2382 
            'hdlType' => 'std_logic',
2383 
            'width' => 1,
2384 
          },
2385 
          'sysgen_dut_to_register24_clr' => {
2386 
            'attributes' => {
2387 
              'hdlNetAttributes' => [
2388 
              ],
2389 
            },
2390 
            'hdlType' => 'std_logic',
2391 
            'width' => 1,
2392 
          },
2393 
          'sysgen_dut_to_register24_clr_x0' => {
2394 
            'attributes' => {
2395 
              'hdlNetAttributes' => [
2396 
              ],
2397 
            },
2398 
            'hdlType' => 'std_logic',
2399 
            'width' => 1,
2400 
          },
2401 
          'sysgen_dut_to_register24_data_in' => {
2402 
            'attributes' => {
2403 
              'hdlNetAttributes' => [
2404 
              ],
2405 
            },
2406 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2407 
            'width' => 32,
2408 
          },
2409 
          'sysgen_dut_to_register24_data_in_x0' => {
2410 
            'attributes' => {
2411 
              'hdlNetAttributes' => [
2412 
              ],
2413 
            },
2414 
            'hdlType' => 'std_logic',
2415 
            'width' => 1,
2416 
          },
2417 
          'sysgen_dut_to_register24_en' => {
2418 
            'attributes' => {
2419 
              'hdlNetAttributes' => [
2420 
              ],
2421 
            },
2422 
            'hdlType' => 'std_logic',
2423 
            'width' => 1,
2424 
          },
2425 
          'sysgen_dut_to_register24_en_x0' => {
2426 
            'attributes' => {
2427 
              'hdlNetAttributes' => [
2428 
              ],
2429 
            },
2430 
            'hdlType' => 'std_logic',
2431 
            'width' => 1,
2432 
          },
2433 
          'sysgen_dut_to_register25_ce' => {
2434 
            'attributes' => {
2435 
              'hdlNetAttributes' => [
2436 
              ],
2437 
            },
2438 
            'hdlType' => 'std_logic',
2439 
            'width' => 1,
2440 
          },
2441 
          'sysgen_dut_to_register25_ce_x0' => {
2442 
            'attributes' => {
2443 
              'hdlNetAttributes' => [
2444 
              ],
2445 
            },
2446 
            'hdlType' => 'std_logic',
2447 
            'width' => 1,
2448 
          },
2449 
          'sysgen_dut_to_register25_clk' => {
2450 
            'attributes' => {
2451 
              'hdlNetAttributes' => [
2452 
              ],
2453 
            },
2454 
            'hdlType' => 'std_logic',
2455 
            'width' => 1,
2456 
          },
2457 
          'sysgen_dut_to_register25_clk_x0' => {
2458 
            'attributes' => {
2459 
              'hdlNetAttributes' => [
2460 
              ],
2461 
            },
2462 
            'hdlType' => 'std_logic',
2463 
            'width' => 1,
2464 
          },
2465 
          'sysgen_dut_to_register25_clr' => {
2466 
            'attributes' => {
2467 
              'hdlNetAttributes' => [
2468 
              ],
2469 
            },
2470 
            'hdlType' => 'std_logic',
2471 
            'width' => 1,
2472 
          },
2473 
          'sysgen_dut_to_register25_clr_x0' => {
2474 
            'attributes' => {
2475 
              'hdlNetAttributes' => [
2476 
              ],
2477 
            },
2478 
            'hdlType' => 'std_logic',
2479 
            'width' => 1,
2480 
          },
2481 
          'sysgen_dut_to_register25_data_in' => {
2482 
            'attributes' => {
2483 
              'hdlNetAttributes' => [
2484 
              ],
2485 
            },
2486 
            'hdlType' => 'std_logic',
2487 
            'width' => 1,
2488 
          },
2489 
          'sysgen_dut_to_register25_data_in_x0' => {
2490 
            'attributes' => {
2491 
              'hdlNetAttributes' => [
2492 
              ],
2493 
            },
2494 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2495 
            'width' => 32,
2496 
          },
2497 
          'sysgen_dut_to_register25_en' => {
2498 
            'attributes' => {
2499 
              'hdlNetAttributes' => [
2500 
              ],
2501 
            },
2502 
            'hdlType' => 'std_logic',
2503 
            'width' => 1,
2504 
          },
2505 
          'sysgen_dut_to_register25_en_x0' => {
2506 
            'attributes' => {
2507 
              'hdlNetAttributes' => [
2508 
              ],
2509 
            },
2510 
            'hdlType' => 'std_logic',
2511 
            'width' => 1,
2512 
          },
2513 
          'sysgen_dut_to_register26_ce' => {
2514 
            'attributes' => {
2515 
              'hdlNetAttributes' => [
2516 
              ],
2517 
            },
2518 
            'hdlType' => 'std_logic',
2519 
            'width' => 1,
2520 
          },
2521 
          'sysgen_dut_to_register26_ce_x0' => {
2522 
            'attributes' => {
2523 
              'hdlNetAttributes' => [
2524 
              ],
2525 
            },
2526 
            'hdlType' => 'std_logic',
2527 
            'width' => 1,
2528 
          },
2529 
          'sysgen_dut_to_register26_clk' => {
2530 
            'attributes' => {
2531 
              'hdlNetAttributes' => [
2532 
              ],
2533 
            },
2534 
            'hdlType' => 'std_logic',
2535 
            'width' => 1,
2536 
          },
2537 
          'sysgen_dut_to_register26_clk_x0' => {
2538 
            'attributes' => {
2539 
              'hdlNetAttributes' => [
2540 
              ],
2541 
            },
2542 
            'hdlType' => 'std_logic',
2543 
            'width' => 1,
2544 
          },
2545 
          'sysgen_dut_to_register26_clr' => {
2546 
            'attributes' => {
2547 
              'hdlNetAttributes' => [
2548 
              ],
2549 
            },
2550 
            'hdlType' => 'std_logic',
2551 
            'width' => 1,
2552 
          },
2553 
          'sysgen_dut_to_register26_clr_x0' => {
2554 
            'attributes' => {
2555 
              'hdlNetAttributes' => [
2556 
              ],
2557 
            },
2558 
            'hdlType' => 'std_logic',
2559 
            'width' => 1,
2560 
          },
2561 
          'sysgen_dut_to_register26_data_in' => {
2562 
            'attributes' => {
2563 
              'hdlNetAttributes' => [
2564 
              ],
2565 
            },
2566 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2567 
            'width' => 32,
2568 
          },
2569 
          'sysgen_dut_to_register26_data_in_x0' => {
2570 
            'attributes' => {
2571 
              'hdlNetAttributes' => [
2572 
              ],
2573 
            },
2574 
            'hdlType' => 'std_logic',
2575 
            'width' => 1,
2576 
          },
2577 
          'sysgen_dut_to_register26_en' => {
2578 
            'attributes' => {
2579 
              'hdlNetAttributes' => [
2580 
              ],
2581 
            },
2582 
            'hdlType' => 'std_logic',
2583 
            'width' => 1,
2584 
          },
2585 
          'sysgen_dut_to_register26_en_x0' => {
2586 
            'attributes' => {
2587 
              'hdlNetAttributes' => [
2588 
              ],
2589 
            },
2590 
            'hdlType' => 'std_logic',
2591 
            'width' => 1,
2592 
          },
2593 
          'sysgen_dut_to_register27_ce' => {
2594 
            'attributes' => {
2595 
              'hdlNetAttributes' => [
2596 
              ],
2597 
            },
2598 
            'hdlType' => 'std_logic',
2599 
            'width' => 1,
2600 
          },
2601 
          'sysgen_dut_to_register27_ce_x0' => {
2602 
            'attributes' => {
2603 
              'hdlNetAttributes' => [
2604 
              ],
2605 
            },
2606 
            'hdlType' => 'std_logic',
2607 
            'width' => 1,
2608 
          },
2609 
          'sysgen_dut_to_register27_clk' => {
2610 
            'attributes' => {
2611 
              'hdlNetAttributes' => [
2612 
              ],
2613 
            },
2614 
            'hdlType' => 'std_logic',
2615 
            'width' => 1,
2616 
          },
2617 
          'sysgen_dut_to_register27_clk_x0' => {
2618 
            'attributes' => {
2619 
              'hdlNetAttributes' => [
2620 
              ],
2621 
            },
2622 
            'hdlType' => 'std_logic',
2623 
            'width' => 1,
2624 
          },
2625 
          'sysgen_dut_to_register27_clr' => {
2626 
            'attributes' => {
2627 
              'hdlNetAttributes' => [
2628 
              ],
2629 
            },
2630 
            'hdlType' => 'std_logic',
2631 
            'width' => 1,
2632 
          },
2633 
          'sysgen_dut_to_register27_clr_x0' => {
2634 
            'attributes' => {
2635 
              'hdlNetAttributes' => [
2636 
              ],
2637 
            },
2638 
            'hdlType' => 'std_logic',
2639 
            'width' => 1,
2640 
          },
2641 
          'sysgen_dut_to_register27_data_in' => {
2642 
            'attributes' => {
2643 
              'hdlNetAttributes' => [
2644 
              ],
2645 
            },
2646 
            'hdlType' => 'std_logic',
2647 
            'width' => 1,
2648 
          },
2649 
          'sysgen_dut_to_register27_data_in_x0' => {
2650 
            'attributes' => {
2651 
              'hdlNetAttributes' => [
2652 
              ],
2653 
            },
2654 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2655 
            'width' => 32,
2656 
          },
2657 
          'sysgen_dut_to_register27_en' => {
2658 
            'attributes' => {
2659 
              'hdlNetAttributes' => [
2660 
              ],
2661 
            },
2662 
            'hdlType' => 'std_logic',
2663 
            'width' => 1,
2664 
          },
2665 
          'sysgen_dut_to_register27_en_x0' => {
2666 
            'attributes' => {
2667 
              'hdlNetAttributes' => [
2668 
              ],
2669 
            },
2670 
            'hdlType' => 'std_logic',
2671 
            'width' => 1,
2672 
          },
2673 
          'sysgen_dut_to_register28_ce' => {
2674 
            'attributes' => {
2675 
              'hdlNetAttributes' => [
2676 
              ],
2677 
            },
2678 
            'hdlType' => 'std_logic',
2679 
            'width' => 1,
2680 
          },
2681 
          'sysgen_dut_to_register28_clk' => {
2682 
            'attributes' => {
2683 
              'hdlNetAttributes' => [
2684 
              ],
2685 
            },
2686 
            'hdlType' => 'std_logic',
2687 
            'width' => 1,
2688 
          },
2689 
          'sysgen_dut_to_register28_clr' => {
2690 
            'attributes' => {
2691 
              'hdlNetAttributes' => [
2692 
              ],
2693 
            },
2694 
            'hdlType' => 'std_logic',
2695 
            'width' => 1,
2696 
          },
2697 
          'sysgen_dut_to_register28_data_in' => {
2698 
            'attributes' => {
2699 
              'hdlNetAttributes' => [
2700 
              ],
2701 
            },
2702 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2703 
            'width' => 32,
2704 
          },
2705 
          'sysgen_dut_to_register28_en' => {
2706 
            'attributes' => {
2707 
              'hdlNetAttributes' => [
2708 
              ],
2709 
            },
2710 
            'hdlType' => 'std_logic',
2711 
            'width' => 1,
2712 
          },
2713 
          'sysgen_dut_to_register29_ce' => {
2714 
            'attributes' => {
2715 
              'hdlNetAttributes' => [
2716 
              ],
2717 
            },
2718 
            'hdlType' => 'std_logic',
2719 
            'width' => 1,
2720 
          },
2721 
          'sysgen_dut_to_register29_clk' => {
2722 
            'attributes' => {
2723 
              'hdlNetAttributes' => [
2724 
              ],
2725 
            },
2726 
            'hdlType' => 'std_logic',
2727 
            'width' => 1,
2728 
          },
2729 
          'sysgen_dut_to_register29_clr' => {
2730 
            'attributes' => {
2731 
              'hdlNetAttributes' => [
2732 
              ],
2733 
            },
2734 
            'hdlType' => 'std_logic',
2735 
            'width' => 1,
2736 
          },
2737 
          'sysgen_dut_to_register29_data_in' => {
2738 
            'attributes' => {
2739 
              'hdlNetAttributes' => [
2740 
              ],
2741 
            },
2742 
            'hdlType' => 'std_logic',
2743 
            'width' => 1,
2744 
          },
2745 
          'sysgen_dut_to_register29_en' => {
2746 
            'attributes' => {
2747 
              'hdlNetAttributes' => [
2748 
              ],
2749 
            },
2750 
            'hdlType' => 'std_logic',
2751 
            'width' => 1,
2752 
          },
2753 
          'sysgen_dut_to_register2_ce' => {
2754 
            'attributes' => {
2755 
              'hdlNetAttributes' => [
2756 
              ],
2757 
            },
2758 
            'hdlType' => 'std_logic',
2759 
            'width' => 1,
2760 
          },
2761 
          'sysgen_dut_to_register2_ce_x0' => {
2762 
            'attributes' => {
2763 
              'hdlNetAttributes' => [
2764 
              ],
2765 
            },
2766 
            'hdlType' => 'std_logic',
2767 
            'width' => 1,
2768 
          },
2769 
          'sysgen_dut_to_register2_clk' => {
2770 
            'attributes' => {
2771 
              'hdlNetAttributes' => [
2772 
              ],
2773 
            },
2774 
            'hdlType' => 'std_logic',
2775 
            'width' => 1,
2776 
          },
2777 
          'sysgen_dut_to_register2_clk_x0' => {
2778 
            'attributes' => {
2779 
              'hdlNetAttributes' => [
2780 
              ],
2781 
            },
2782 
            'hdlType' => 'std_logic',
2783 
            'width' => 1,
2784 
          },
2785 
          'sysgen_dut_to_register2_clr' => {
2786 
            'attributes' => {
2787 
              'hdlNetAttributes' => [
2788 
              ],
2789 
            },
2790 
            'hdlType' => 'std_logic',
2791 
            'width' => 1,
2792 
          },
2793 
          'sysgen_dut_to_register2_clr_x0' => {
2794 
            'attributes' => {
2795 
              'hdlNetAttributes' => [
2796 
              ],
2797 
            },
2798 
            'hdlType' => 'std_logic',
2799 
            'width' => 1,
2800 
          },
2801 
          'sysgen_dut_to_register2_data_in' => {
2802 
            'attributes' => {
2803 
              'hdlNetAttributes' => [
2804 
              ],
2805 
            },
2806 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2807 
            'width' => 32,
2808 
          },
2809 
          'sysgen_dut_to_register2_data_in_x0' => {
2810 
            'attributes' => {
2811 
              'hdlNetAttributes' => [
2812 
              ],
2813 
            },
2814 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2815 
            'width' => 32,
2816 
          },
2817 
          'sysgen_dut_to_register2_en' => {
2818 
            'attributes' => {
2819 
              'hdlNetAttributes' => [
2820 
              ],
2821 
            },
2822 
            'hdlType' => 'std_logic',
2823 
            'width' => 1,
2824 
          },
2825 
          'sysgen_dut_to_register2_en_x0' => {
2826 
            'attributes' => {
2827 
              'hdlNetAttributes' => [
2828 
              ],
2829 
            },
2830 
            'hdlType' => 'std_logic',
2831 
            'width' => 1,
2832 
          },
2833 
          'sysgen_dut_to_register30_ce' => {
2834 
            'attributes' => {
2835 
              'hdlNetAttributes' => [
2836 
              ],
2837 
            },
2838 
            'hdlType' => 'std_logic',
2839 
            'width' => 1,
2840 
          },
2841 
          'sysgen_dut_to_register30_clk' => {
2842 
            'attributes' => {
2843 
              'hdlNetAttributes' => [
2844 
              ],
2845 
            },
2846 
            'hdlType' => 'std_logic',
2847 
            'width' => 1,
2848 
          },
2849 
          'sysgen_dut_to_register30_clr' => {
2850 
            'attributes' => {
2851 
              'hdlNetAttributes' => [
2852 
              ],
2853 
            },
2854 
            'hdlType' => 'std_logic',
2855 
            'width' => 1,
2856 
          },
2857 
          'sysgen_dut_to_register30_data_in' => {
2858 
            'attributes' => {
2859 
              'hdlNetAttributes' => [
2860 
              ],
2861 
            },
2862 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2863 
            'width' => 32,
2864 
          },
2865 
          'sysgen_dut_to_register30_en' => {
2866 
            'attributes' => {
2867 
              'hdlNetAttributes' => [
2868 
              ],
2869 
            },
2870 
            'hdlType' => 'std_logic',
2871 
            'width' => 1,
2872 
          },
2873 
          'sysgen_dut_to_register31_ce' => {
2874 
            'attributes' => {
2875 
              'hdlNetAttributes' => [
2876 
              ],
2877 
            },
2878 
            'hdlType' => 'std_logic',
2879 
            'width' => 1,
2880 
          },
2881 
          'sysgen_dut_to_register31_clk' => {
2882 
            'attributes' => {
2883 
              'hdlNetAttributes' => [
2884 
              ],
2885 
            },
2886 
            'hdlType' => 'std_logic',
2887 
            'width' => 1,
2888 
          },
2889 
          'sysgen_dut_to_register31_clr' => {
2890 
            'attributes' => {
2891 
              'hdlNetAttributes' => [
2892 
              ],
2893 
            },
2894 
            'hdlType' => 'std_logic',
2895 
            'width' => 1,
2896 
          },
2897 
          'sysgen_dut_to_register31_data_in' => {
2898 
            'attributes' => {
2899 
              'hdlNetAttributes' => [
2900 
              ],
2901 
            },
2902 
            'hdlType' => 'std_logic',
2903 
            'width' => 1,
2904 
          },
2905 
          'sysgen_dut_to_register31_en' => {
2906 
            'attributes' => {
2907 
              'hdlNetAttributes' => [
2908 
              ],
2909 
            },
2910 
            'hdlType' => 'std_logic',
2911 
            'width' => 1,
2912 
          },
2913 
          'sysgen_dut_to_register32_ce' => {
2914 
            'attributes' => {
2915 
              'hdlNetAttributes' => [
2916 
              ],
2917 
            },
2918 
            'hdlType' => 'std_logic',
2919 
            'width' => 1,
2920 
          },
2921 
          'sysgen_dut_to_register32_clk' => {
2922 
            'attributes' => {
2923 
              'hdlNetAttributes' => [
2924 
              ],
2925 
            },
2926 
            'hdlType' => 'std_logic',
2927 
            'width' => 1,
2928 
          },
2929 
          'sysgen_dut_to_register32_clr' => {
2930 
            'attributes' => {
2931 
              'hdlNetAttributes' => [
2932 
              ],
2933 
            },
2934 
            'hdlType' => 'std_logic',
2935 
            'width' => 1,
2936 
          },
2937 
          'sysgen_dut_to_register32_data_in' => {
2938 
            'attributes' => {
2939 
              'hdlNetAttributes' => [
2940 
              ],
2941 
            },
2942 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2943 
            'width' => 32,
2944 
          },
2945 
          'sysgen_dut_to_register32_en' => {
2946 
            'attributes' => {
2947 
              'hdlNetAttributes' => [
2948 
              ],
2949 
            },
2950 
            'hdlType' => 'std_logic',
2951 
            'width' => 1,
2952 
          },
2953 
          'sysgen_dut_to_register33_ce' => {
2954 
            'attributes' => {
2955 
              'hdlNetAttributes' => [
2956 
              ],
2957 
            },
2958 
            'hdlType' => 'std_logic',
2959 
            'width' => 1,
2960 
          },
2961 
          'sysgen_dut_to_register33_clk' => {
2962 
            'attributes' => {
2963 
              'hdlNetAttributes' => [
2964 
              ],
2965 
            },
2966 
            'hdlType' => 'std_logic',
2967 
            'width' => 1,
2968 
          },
2969 
          'sysgen_dut_to_register33_clr' => {
2970 
            'attributes' => {
2971 
              'hdlNetAttributes' => [
2972 
              ],
2973 
            },
2974 
            'hdlType' => 'std_logic',
2975 
            'width' => 1,
2976 
          },
2977 
          'sysgen_dut_to_register33_data_in' => {
2978 
            'attributes' => {
2979 
              'hdlNetAttributes' => [
2980 
              ],
2981 
            },
2982 
            'hdlType' => 'std_logic',
2983 
            'width' => 1,
2984 
          },
2985 
          'sysgen_dut_to_register33_en' => {
2986 
            'attributes' => {
2987 
              'hdlNetAttributes' => [
2988 
              ],
2989 
            },
2990 
            'hdlType' => 'std_logic',
2991 
            'width' => 1,
2992 
          },
2993 
          'sysgen_dut_to_register34_ce' => {
2994 
            'attributes' => {
2995 
              'hdlNetAttributes' => [
2996 
              ],
2997 
            },
2998 
            'hdlType' => 'std_logic',
2999 
            'width' => 1,
3000 
          },
3001 
          'sysgen_dut_to_register34_clk' => {
3002 
            'attributes' => {
3003 
              'hdlNetAttributes' => [
3004 
              ],
3005 
            },
3006 
            'hdlType' => 'std_logic',
3007 
            'width' => 1,
3008 
          },
3009 
          'sysgen_dut_to_register34_clr' => {
3010 
            'attributes' => {
3011 
              'hdlNetAttributes' => [
3012 
              ],
3013 
            },
3014 
            'hdlType' => 'std_logic',
3015 
            'width' => 1,
3016 
          },
3017 
          'sysgen_dut_to_register34_data_in' => {
3018 
            'attributes' => {
3019 
              'hdlNetAttributes' => [
3020 
              ],
3021 
            },
3022 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3023 
            'width' => 32,
3024 
          },
3025 
          'sysgen_dut_to_register34_en' => {
3026 
            'attributes' => {
3027 
              'hdlNetAttributes' => [
3028 
              ],
3029 
            },
3030 
            'hdlType' => 'std_logic',
3031 
            'width' => 1,
3032 
          },
3033 
          'sysgen_dut_to_register3_ce' => {
3034 
            'attributes' => {
3035 
              'hdlNetAttributes' => [
3036 
              ],
3037 
            },
3038 
            'hdlType' => 'std_logic',
3039 
            'width' => 1,
3040 
          },
3041 
          'sysgen_dut_to_register3_ce_x0' => {
3042 
            'attributes' => {
3043 
              'hdlNetAttributes' => [
3044 
              ],
3045 
            },
3046 
            'hdlType' => 'std_logic',
3047 
            'width' => 1,
3048 
          },
3049 
          'sysgen_dut_to_register3_clk' => {
3050 
            'attributes' => {
3051 
              'hdlNetAttributes' => [
3052 
              ],
3053 
            },
3054 
            'hdlType' => 'std_logic',
3055 
            'width' => 1,
3056 
          },
3057 
          'sysgen_dut_to_register3_clk_x0' => {
3058 
            'attributes' => {
3059 
              'hdlNetAttributes' => [
3060 
              ],
3061 
            },
3062 
            'hdlType' => 'std_logic',
3063 
            'width' => 1,
3064 
          },
3065 
          'sysgen_dut_to_register3_clr' => {
3066 
            'attributes' => {
3067 
              'hdlNetAttributes' => [
3068 
              ],
3069 
            },
3070 
            'hdlType' => 'std_logic',
3071 
            'width' => 1,
3072 
          },
3073 
          'sysgen_dut_to_register3_clr_x0' => {
3074 
            'attributes' => {
3075 
              'hdlNetAttributes' => [
3076 
              ],
3077 
            },
3078 
            'hdlType' => 'std_logic',
3079 
            'width' => 1,
3080 
          },
3081 
          'sysgen_dut_to_register3_data_in' => {
3082 
            'attributes' => {
3083 
              'hdlNetAttributes' => [
3084 
              ],
3085 
            },
3086 
            'hdlType' => 'std_logic',
3087 
            'width' => 1,
3088 
          },
3089 
          'sysgen_dut_to_register3_data_in_x0' => {
3090 
            'attributes' => {
3091 
              'hdlNetAttributes' => [
3092 
              ],
3093 
            },
3094 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3095 
            'width' => 32,
3096 
          },
3097 
          'sysgen_dut_to_register3_en' => {
3098 
            'attributes' => {
3099 
              'hdlNetAttributes' => [
3100 
              ],
3101 
            },
3102 
            'hdlType' => 'std_logic',
3103 
            'width' => 1,
3104 
          },
3105 
          'sysgen_dut_to_register3_en_x0' => {
3106 
            'attributes' => {
3107 
              'hdlNetAttributes' => [
3108 
              ],
3109 
            },
3110 
            'hdlType' => 'std_logic',
3111 
            'width' => 1,
3112 
          },
3113 
          'sysgen_dut_to_register4_ce' => {
3114 
            'attributes' => {
3115 
              'hdlNetAttributes' => [
3116 
              ],
3117 
            },
3118 
            'hdlType' => 'std_logic',
3119 
            'width' => 1,
3120 
          },
3121 
          'sysgen_dut_to_register4_ce_x0' => {
3122 
            'attributes' => {
3123 
              'hdlNetAttributes' => [
3124 
              ],
3125 
            },
3126 
            'hdlType' => 'std_logic',
3127 
            'width' => 1,
3128 
          },
3129 
          'sysgen_dut_to_register4_clk' => {
3130 
            'attributes' => {
3131 
              'hdlNetAttributes' => [
3132 
              ],
3133 
            },
3134 
            'hdlType' => 'std_logic',
3135 
            'width' => 1,
3136 
          },
3137 
          'sysgen_dut_to_register4_clk_x0' => {
3138 
            'attributes' => {
3139 
              'hdlNetAttributes' => [
3140 
              ],
3141 
            },
3142 
            'hdlType' => 'std_logic',
3143 
            'width' => 1,
3144 
          },
3145 
          'sysgen_dut_to_register4_clr' => {
3146 
            'attributes' => {
3147 
              'hdlNetAttributes' => [
3148 
              ],
3149 
            },
3150 
            'hdlType' => 'std_logic',
3151 
            'width' => 1,
3152 
          },
3153 
          'sysgen_dut_to_register4_clr_x0' => {
3154 
            'attributes' => {
3155 
              'hdlNetAttributes' => [
3156 
              ],
3157 
            },
3158 
            'hdlType' => 'std_logic',
3159 
            'width' => 1,
3160 
          },
3161 
          'sysgen_dut_to_register4_data_in' => {
3162 
            'attributes' => {
3163 
              'hdlNetAttributes' => [
3164 
              ],
3165 
            },
3166 
            'hdlType' => 'std_logic',
3167 
            'width' => 1,
3168 
          },
3169 
          'sysgen_dut_to_register4_data_in_x0' => {
3170 
            'attributes' => {
3171 
              'hdlNetAttributes' => [
3172 
              ],
3173 
            },
3174 
            'hdlType' => 'std_logic',
3175 
            'width' => 1,
3176 
          },
3177 
          'sysgen_dut_to_register4_en' => {
3178 
            'attributes' => {
3179 
              'hdlNetAttributes' => [
3180 
              ],
3181 
            },
3182 
            'hdlType' => 'std_logic',
3183 
            'width' => 1,
3184 
          },
3185 
          'sysgen_dut_to_register4_en_x0' => {
3186 
            'attributes' => {
3187 
              'hdlNetAttributes' => [
3188 
              ],
3189 
            },
3190 
            'hdlType' => 'std_logic',
3191 
            'width' => 1,
3192 
          },
3193 
          'sysgen_dut_to_register5_ce' => {
3194 
            'attributes' => {
3195 
              'hdlNetAttributes' => [
3196 
              ],
3197 
            },
3198 
            'hdlType' => 'std_logic',
3199 
            'width' => 1,
3200 
          },
3201 
          'sysgen_dut_to_register5_ce_x0' => {
3202 
            'attributes' => {
3203 
              'hdlNetAttributes' => [
3204 
              ],
3205 
            },
3206 
            'hdlType' => 'std_logic',
3207 
            'width' => 1,
3208 
          },
3209 
          'sysgen_dut_to_register5_clk' => {
3210 
            'attributes' => {
3211 
              'hdlNetAttributes' => [
3212 
              ],
3213 
            },
3214 
            'hdlType' => 'std_logic',
3215 
            'width' => 1,
3216 
          },
3217 
          'sysgen_dut_to_register5_clk_x0' => {
3218 
            'attributes' => {
3219 
              'hdlNetAttributes' => [
3220 
              ],
3221 
            },
3222 
            'hdlType' => 'std_logic',
3223 
            'width' => 1,
3224 
          },
3225 
          'sysgen_dut_to_register5_clr' => {
3226 
            'attributes' => {
3227 
              'hdlNetAttributes' => [
3228 
              ],
3229 
            },
3230 
            'hdlType' => 'std_logic',
3231 
            'width' => 1,
3232 
          },
3233 
          'sysgen_dut_to_register5_clr_x0' => {
3234 
            'attributes' => {
3235 
              'hdlNetAttributes' => [
3236 
              ],
3237 
            },
3238 
            'hdlType' => 'std_logic',
3239 
            'width' => 1,
3240 
          },
3241 
          'sysgen_dut_to_register5_data_in' => {
3242 
            'attributes' => {
3243 
              'hdlNetAttributes' => [
3244 
              ],
3245 
            },
3246 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3247 
            'width' => 32,
3248 
          },
3249 
          'sysgen_dut_to_register5_data_in_x0' => {
3250 
            'attributes' => {
3251 
              'hdlNetAttributes' => [
3252 
              ],
3253 
            },
3254 
            'hdlType' => 'std_logic',
3255 
            'width' => 1,
3256 
          },
3257 
          'sysgen_dut_to_register5_en' => {
3258 
            'attributes' => {
3259 
              'hdlNetAttributes' => [
3260 
              ],
3261 
            },
3262 
            'hdlType' => 'std_logic',
3263 
            'width' => 1,
3264 
          },
3265 
          'sysgen_dut_to_register5_en_x0' => {
3266 
            'attributes' => {
3267 
              'hdlNetAttributes' => [
3268 
              ],
3269 
            },
3270 
            'hdlType' => 'std_logic',
3271 
            'width' => 1,
3272 
          },
3273 
          'sysgen_dut_to_register6_ce' => {
3274 
            'attributes' => {
3275 
              'hdlNetAttributes' => [
3276 
              ],
3277 
            },
3278 
            'hdlType' => 'std_logic',
3279 
            'width' => 1,
3280 
          },
3281 
          'sysgen_dut_to_register6_ce_x0' => {
3282 
            'attributes' => {
3283 
              'hdlNetAttributes' => [
3284 
              ],
3285 
            },
3286 
            'hdlType' => 'std_logic',
3287 
            'width' => 1,
3288 
          },
3289 
          'sysgen_dut_to_register6_clk' => {
3290 
            'attributes' => {
3291 
              'hdlNetAttributes' => [
3292 
              ],
3293 
            },
3294 
            'hdlType' => 'std_logic',
3295 
            'width' => 1,
3296 
          },
3297 
          'sysgen_dut_to_register6_clk_x0' => {
3298 
            'attributes' => {
3299 
              'hdlNetAttributes' => [
3300 
              ],
3301 
            },
3302 
            'hdlType' => 'std_logic',
3303 
            'width' => 1,
3304 
          },
3305 
          'sysgen_dut_to_register6_clr' => {
3306 
            'attributes' => {
3307 
              'hdlNetAttributes' => [
3308 
              ],
3309 
            },
3310 
            'hdlType' => 'std_logic',
3311 
            'width' => 1,
3312 
          },
3313 
          'sysgen_dut_to_register6_clr_x0' => {
3314 
            'attributes' => {
3315 
              'hdlNetAttributes' => [
3316 
              ],
3317 
            },
3318 
            'hdlType' => 'std_logic',
3319 
            'width' => 1,
3320 
          },
3321 
          'sysgen_dut_to_register6_data_in' => {
3322 
            'attributes' => {
3323 
              'hdlNetAttributes' => [
3324 
              ],
3325 
            },
3326 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3327 
            'width' => 32,
3328 
          },
3329 
          'sysgen_dut_to_register6_data_in_x0' => {
3330 
            'attributes' => {
3331 
              'hdlNetAttributes' => [
3332 
              ],
3333 
            },
3334 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3335 
            'width' => 32,
3336 
          },
3337 
          'sysgen_dut_to_register6_en' => {
3338 
            'attributes' => {
3339 
              'hdlNetAttributes' => [
3340 
              ],
3341 
            },
3342 
            'hdlType' => 'std_logic',
3343 
            'width' => 1,
3344 
          },
3345 
          'sysgen_dut_to_register6_en_x0' => {
3346 
            'attributes' => {
3347 
              'hdlNetAttributes' => [
3348 
              ],
3349 
            },
3350 
            'hdlType' => 'std_logic',
3351 
            'width' => 1,
3352 
          },
3353 
          'sysgen_dut_to_register7_ce' => {
3354 
            'attributes' => {
3355 
              'hdlNetAttributes' => [
3356 
              ],
3357 
            },
3358 
            'hdlType' => 'std_logic',
3359 
            'width' => 1,
3360 
          },
3361 
          'sysgen_dut_to_register7_ce_x0' => {
3362 
            'attributes' => {
3363 
              'hdlNetAttributes' => [
3364 
              ],
3365 
            },
3366 
            'hdlType' => 'std_logic',
3367 
            'width' => 1,
3368 
          },
3369 
          'sysgen_dut_to_register7_clk' => {
3370 
            'attributes' => {
3371 
              'hdlNetAttributes' => [
3372 
              ],
3373 
            },
3374 
            'hdlType' => 'std_logic',
3375 
            'width' => 1,
3376 
          },
3377 
          'sysgen_dut_to_register7_clk_x0' => {
3378 
            'attributes' => {
3379 
              'hdlNetAttributes' => [
3380 
              ],
3381 
            },
3382 
            'hdlType' => 'std_logic',
3383 
            'width' => 1,
3384 
          },
3385 
          'sysgen_dut_to_register7_clr' => {
3386 
            'attributes' => {
3387 
              'hdlNetAttributes' => [
3388 
              ],
3389 
            },
3390 
            'hdlType' => 'std_logic',
3391 
            'width' => 1,
3392 
          },
3393 
          'sysgen_dut_to_register7_clr_x0' => {
3394 
            'attributes' => {
3395 
              'hdlNetAttributes' => [
3396 
              ],
3397 
            },
3398 
            'hdlType' => 'std_logic',
3399 
            'width' => 1,
3400 
          },
3401 
          'sysgen_dut_to_register7_data_in' => {
3402 
            'attributes' => {
3403 
              'hdlNetAttributes' => [
3404 
              ],
3405 
            },
3406 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3407 
            'width' => 32,
3408 
          },
3409 
          'sysgen_dut_to_register7_data_in_x0' => {
3410 
            'attributes' => {
3411 
              'hdlNetAttributes' => [
3412 
              ],
3413 
            },
3414 
            'hdlType' => 'std_logic',
3415 
            'width' => 1,
3416 
          },
3417 
          'sysgen_dut_to_register7_en' => {
3418 
            'attributes' => {
3419 
              'hdlNetAttributes' => [
3420 
              ],
3421 
            },
3422 
            'hdlType' => 'std_logic',
3423 
            'width' => 1,
3424 
          },
3425 
          'sysgen_dut_to_register7_en_x0' => {
3426 
            'attributes' => {
3427 
              'hdlNetAttributes' => [
3428 
              ],
3429 
            },
3430 
            'hdlType' => 'std_logic',
3431 
            'width' => 1,
3432 
          },
3433 
          'sysgen_dut_to_register8_ce' => {
3434 
            'attributes' => {
3435 
              'hdlNetAttributes' => [
3436 
              ],
3437 
            },
3438 
            'hdlType' => 'std_logic',
3439 
            'width' => 1,
3440 
          },
3441 
          'sysgen_dut_to_register8_ce_x0' => {
3442 
            'attributes' => {
3443 
              'hdlNetAttributes' => [
3444 
              ],
3445 
            },
3446 
            'hdlType' => 'std_logic',
3447 
            'width' => 1,
3448 
          },
3449 
          'sysgen_dut_to_register8_clk' => {
3450 
            'attributes' => {
3451 
              'hdlNetAttributes' => [
3452 
              ],
3453 
            },
3454 
            'hdlType' => 'std_logic',
3455 
            'width' => 1,
3456 
          },
3457 
          'sysgen_dut_to_register8_clk_x0' => {
3458 
            'attributes' => {
3459 
              'hdlNetAttributes' => [
3460 
              ],
3461 
            },
3462 
            'hdlType' => 'std_logic',
3463 
            'width' => 1,
3464 
          },
3465 
          'sysgen_dut_to_register8_clr' => {
3466 
            'attributes' => {
3467 
              'hdlNetAttributes' => [
3468 
              ],
3469 
            },
3470 
            'hdlType' => 'std_logic',
3471 
            'width' => 1,
3472 
          },
3473 
          'sysgen_dut_to_register8_clr_x0' => {
3474 
            'attributes' => {
3475 
              'hdlNetAttributes' => [
3476 
              ],
3477 
            },
3478 
            'hdlType' => 'std_logic',
3479 
            'width' => 1,
3480 
          },
3481 
          'sysgen_dut_to_register8_data_in' => {
3482 
            'attributes' => {
3483 
              'hdlNetAttributes' => [
3484 
              ],
3485 
            },
3486 
            'hdlType' => 'std_logic',
3487 
            'width' => 1,
3488 
          },
3489 
          'sysgen_dut_to_register8_data_in_x0' => {
3490 
            'attributes' => {
3491 
              'hdlNetAttributes' => [
3492 
              ],
3493 
            },
3494 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3495 
            'width' => 32,
3496 
          },
3497 
          'sysgen_dut_to_register8_en' => {
3498 
            'attributes' => {
3499 
              'hdlNetAttributes' => [
3500 
              ],
3501 
            },
3502 
            'hdlType' => 'std_logic',
3503 
            'width' => 1,
3504 
          },
3505 
          'sysgen_dut_to_register8_en_x0' => {
3506 
            'attributes' => {
3507 
              'hdlNetAttributes' => [
3508 
              ],
3509 
            },
3510 
            'hdlType' => 'std_logic',
3511 
            'width' => 1,
3512 
          },
3513 
          'sysgen_dut_to_register9_ce' => {
3514 
            'attributes' => {
3515 
              'hdlNetAttributes' => [
3516 
              ],
3517 
            },
3518 
            'hdlType' => 'std_logic',
3519 
            'width' => 1,
3520 
          },
3521 
          'sysgen_dut_to_register9_ce_x0' => {
3522 
            'attributes' => {
3523 
              'hdlNetAttributes' => [
3524 
              ],
3525 
            },
3526 
            'hdlType' => 'std_logic',
3527 
            'width' => 1,
3528 
          },
3529 
          'sysgen_dut_to_register9_clk' => {
3530 
            'attributes' => {
3531 
              'hdlNetAttributes' => [
3532 
              ],
3533 
            },
3534 
            'hdlType' => 'std_logic',
3535 
            'width' => 1,
3536 
          },
3537 
          'sysgen_dut_to_register9_clk_x0' => {
3538 
            'attributes' => {
3539 
              'hdlNetAttributes' => [
3540 
              ],
3541 
            },
3542 
            'hdlType' => 'std_logic',
3543 
            'width' => 1,
3544 
          },
3545 
          'sysgen_dut_to_register9_clr' => {
3546 
            'attributes' => {
3547 
              'hdlNetAttributes' => [
3548 
              ],
3549 
            },
3550 
            'hdlType' => 'std_logic',
3551 
            'width' => 1,
3552 
          },
3553 
          'sysgen_dut_to_register9_clr_x0' => {
3554 
            'attributes' => {
3555 
              'hdlNetAttributes' => [
3556 
              ],
3557 
            },
3558 
            'hdlType' => 'std_logic',
3559 
            'width' => 1,
3560 
          },
3561 
          'sysgen_dut_to_register9_data_in' => {
3562 
            'attributes' => {
3563 
              'hdlNetAttributes' => [
3564 
              ],
3565 
            },
3566 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3567 
            'width' => 32,
3568 
          },
3569 
          'sysgen_dut_to_register9_data_in_x0' => {
3570 
            'attributes' => {
3571 
              'hdlNetAttributes' => [
3572 
              ],
3573 
            },
3574 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3575 
            'width' => 32,
3576 
          },
3577 
          'sysgen_dut_to_register9_en' => {
3578 
            'attributes' => {
3579 
              'hdlNetAttributes' => [
3580 
              ],
3581 
            },
3582 
            'hdlType' => 'std_logic',
3583 
            'width' => 1,
3584 
          },
3585 
          'sysgen_dut_to_register9_en_x0' => {
3586 
            'attributes' => {
3587 
              'hdlNetAttributes' => [
3588 
              ],
3589 
            },
3590 
            'hdlType' => 'std_logic',
3591 
            'width' => 1,
3592 
          },
3593 
          'sysgen_dut_to_register_ce' => {
3594 
            'attributes' => {
3595 
              'hdlNetAttributes' => [
3596 
              ],
3597 
            },
3598 
            'hdlType' => 'std_logic',
3599 
            'width' => 1,
3600 
          },
3601 
          'sysgen_dut_to_register_clk' => {
3602 
            'attributes' => {
3603 
              'hdlNetAttributes' => [
3604 
              ],
3605 
            },
3606 
            'hdlType' => 'std_logic',
3607 
            'width' => 1,
3608 
          },
3609 
          'sysgen_dut_to_register_clr' => {
3610 
            'attributes' => {
3611 
              'hdlNetAttributes' => [
3612 
              ],
3613 
            },
3614 
            'hdlType' => 'std_logic',
3615 
            'width' => 1,
3616 
          },
3617 
          'sysgen_dut_to_register_data_in' => {
3618 
            'attributes' => {
3619 
              'hdlNetAttributes' => [
3620 
              ],
3621 
            },
3622 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3623 
            'width' => 32,
3624 
          },
3625 
          'sysgen_dut_to_register_en' => {
3626 
            'attributes' => {
3627 
              'hdlNetAttributes' => [
3628 
              ],
3629 
            },
3630 
            'hdlType' => 'std_logic',
3631 
            'width' => 1,
3632 
          },
3633 
          'x' => {
3634 
            'attributes' => {
3635 
              'hdlNetAttributes' => [
3636 
              ],
3637 
            },
3638 
            'hdlType' => 'std_logic',
3639 
            'width' => 1,
3640 
          },
3641 
          'x_x0' => {
3642 
            'attributes' => {
3643 
              'hdlNetAttributes' => [
3644 
              ],
3645 
            },
3646 
            'hdlType' => 'std_logic',
3647 
            'width' => 1,
3648 
          },
3649 
          'x_x1' => {
3650 
            'attributes' => {
3651 
              'hdlNetAttributes' => [
3652 
              ],
3653 
            },
3654 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3655 
            'width' => 32,
3656 
          },
3657 
          'x_x10' => {
3658 
            'attributes' => {
3659 
              'hdlNetAttributes' => [
3660 
              ],
3661 
            },
3662 
            'hdlType' => 'std_logic',
3663 
            'width' => 1,
3664 
          },
3665 
          'x_x11' => {
3666 
            'attributes' => {
3667 
              'hdlNetAttributes' => [
3668 
              ],
3669 
            },
3670 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3671 
            'width' => 32,
3672 
          },
3673 
          'x_x12' => {
3674 
            'attributes' => {
3675 
              'hdlNetAttributes' => [
3676 
              ],
3677 
            },
3678 
            'hdlType' => 'std_logic',
3679 
            'width' => 1,
3680 
          },
3681 
          'x_x13' => {
3682 
            'attributes' => {
3683 
              'hdlNetAttributes' => [
3684 
              ],
3685 
            },
3686 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3687 
            'width' => 32,
3688 
          },
3689 
          'x_x14' => {
3690 
            'attributes' => {
3691 
              'hdlNetAttributes' => [
3692 
              ],
3693 
            },
3694 
            'hdlType' => 'std_logic',
3695 
            'width' => 1,
3696 
          },
3697 
          'x_x15' => {
3698 
            'attributes' => {
3699 
              'hdlNetAttributes' => [
3700 
              ],
3701 
            },
3702 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3703 
            'width' => 32,
3704 
          },
3705 
          'x_x16' => {
3706 
            'attributes' => {
3707 
              'hdlNetAttributes' => [
3708 
              ],
3709 
            },
3710 
            'hdlType' => 'std_logic',
3711 
            'width' => 1,
3712 
          },
3713 
          'x_x17' => {
3714 
            'attributes' => {
3715 
              'hdlNetAttributes' => [
3716 
              ],
3717 
            },
3718 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3719 
            'width' => 32,
3720 
          },
3721 
          'x_x18' => {
3722 
            'attributes' => {
3723 
              'hdlNetAttributes' => [
3724 
              ],
3725 
            },
3726 
            'hdlType' => 'std_logic',
3727 
            'width' => 1,
3728 
          },
3729 
          'x_x19' => {
3730 
            'attributes' => {
3731 
              'hdlNetAttributes' => [
3732 
              ],
3733 
            },
3734 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3735 
            'width' => 32,
3736 
          },
3737 
          'x_x2' => {
3738 
            'attributes' => {
3739 
              'hdlNetAttributes' => [
3740 
              ],
3741 
            },
3742 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3743 
            'width' => 32,
3744 
          },
3745 
          'x_x20' => {
3746 
            'attributes' => {
3747 
              'hdlNetAttributes' => [
3748 
              ],
3749 
            },
3750 
            'hdlType' => 'std_logic',
3751 
            'width' => 1,
3752 
          },
3753 
          'x_x21' => {
3754 
            'attributes' => {
3755 
              'hdlNetAttributes' => [
3756 
              ],
3757 
            },
3758 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3759 
            'width' => 32,
3760 
          },
3761 
          'x_x22' => {
3762 
            'attributes' => {
3763 
              'hdlNetAttributes' => [
3764 
              ],
3765 
            },
3766 
            'hdlType' => 'std_logic',
3767 
            'width' => 1,
3768 
          },
3769 
          'x_x23' => {
3770 
            'attributes' => {
3771 
              'hdlNetAttributes' => [
3772 
              ],
3773 
            },
3774 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3775 
            'width' => 32,
3776 
          },
3777 
          'x_x24' => {
3778 
            'attributes' => {
3779 
              'hdlNetAttributes' => [
3780 
              ],
3781 
            },
3782 
            'hdlType' => 'std_logic',
3783 
            'width' => 1,
3784 
          },
3785 
          'x_x25' => {
3786 
            'attributes' => {
3787 
              'hdlNetAttributes' => [
3788 
              ],
3789 
            },
3790 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3791 
            'width' => 32,
3792 
          },
3793 
          'x_x26' => {
3794 
            'attributes' => {
3795 
              'hdlNetAttributes' => [
3796 
              ],
3797 
            },
3798 
            'hdlType' => 'std_logic',
3799 
            'width' => 1,
3800 
          },
3801 
          'x_x27' => {
3802 
            'attributes' => {
3803 
              'hdlNetAttributes' => [
3804 
              ],
3805 
            },
3806 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3807 
            'width' => 32,
3808 
          },
3809 
          'x_x28' => {
3810 
            'attributes' => {
3811 
              'hdlNetAttributes' => [
3812 
              ],
3813 
            },
3814 
            'hdlType' => 'std_logic',
3815 
            'width' => 1,
3816 
          },
3817 
          'x_x29' => {
3818 
            'attributes' => {
3819 
              'hdlNetAttributes' => [
3820 
              ],
3821 
            },
3822 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3823 
            'width' => 32,
3824 
          },
3825 
          'x_x3' => {
3826 
            'attributes' => {
3827 
              'hdlNetAttributes' => [
3828 
              ],
3829 
            },
3830 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3831 
            'width' => 32,
3832 
          },
3833 
          'x_x30' => {
3834 
            'attributes' => {
3835 
              'hdlNetAttributes' => [
3836 
              ],
3837 
            },
3838 
            'hdlType' => 'std_logic',
3839 
            'width' => 1,
3840 
          },
3841 
          'x_x31' => {
3842 
            'attributes' => {
3843 
              'hdlNetAttributes' => [
3844 
              ],
3845 
            },
3846 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3847 
            'width' => 32,
3848 
          },
3849 
          'x_x32' => {
3850 
            'attributes' => {
3851 
              'hdlNetAttributes' => [
3852 
              ],
3853 
            },
3854 
            'hdlType' => 'std_logic',
3855 
            'width' => 1,
3856 
          },
3857 
          'x_x33' => {
3858 
            'attributes' => {
3859 
              'hdlNetAttributes' => [
3860 
              ],
3861 
            },
3862 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3863 
            'width' => 32,
3864 
          },
3865 
          'x_x34' => {
3866 
            'attributes' => {
3867 
              'hdlNetAttributes' => [
3868 
              ],
3869 
            },
3870 
            'hdlType' => 'std_logic',
3871 
            'width' => 1,
3872 
          },
3873 
          'x_x35' => {
3874 
            'attributes' => {
3875 
              'hdlNetAttributes' => [
3876 
              ],
3877 
            },
3878 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3879 
            'width' => 32,
3880 
          },
3881 
          'x_x36' => {
3882 
            'attributes' => {
3883 
              'hdlNetAttributes' => [
3884 
              ],
3885 
            },
3886 
            'hdlType' => 'std_logic',
3887 
            'width' => 1,
3888 
          },
3889 
          'x_x37' => {
3890 
            'attributes' => {
3891 
              'hdlNetAttributes' => [
3892 
              ],
3893 
            },
3894 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3895 
            'width' => 32,
3896 
          },
3897 
          'x_x38' => {
3898 
            'attributes' => {
3899 
              'hdlNetAttributes' => [
3900 
              ],
3901 
            },
3902 
            'hdlType' => 'std_logic',
3903 
            'width' => 1,
3904 
          },
3905 
          'x_x39' => {
3906 
            'attributes' => {
3907 
              'hdlNetAttributes' => [
3908 
              ],
3909 
            },
3910 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3911 
            'width' => 32,
3912 
          },
3913 
          'x_x4' => {
3914 
            'attributes' => {
3915 
              'hdlNetAttributes' => [
3916 
              ],
3917 
            },
3918 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3919 
            'width' => 32,
3920 
          },
3921 
          'x_x40' => {
3922 
            'attributes' => {
3923 
              'hdlNetAttributes' => [
3924 
              ],
3925 
            },
3926 
            'hdlType' => 'std_logic',
3927 
            'width' => 1,
3928 
          },
3929 
          'x_x41' => {
3930 
            'attributes' => {
3931 
              'hdlNetAttributes' => [
3932 
              ],
3933 
            },
3934 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3935 
            'width' => 32,
3936 
          },
3937 
          'x_x42' => {
3938 
            'attributes' => {
3939 
              'hdlNetAttributes' => [
3940 
              ],
3941 
            },
3942 
            'hdlType' => 'std_logic',
3943 
            'width' => 1,
3944 
          },
3945 
          'x_x43' => {
3946 
            'attributes' => {
3947 
              'hdlNetAttributes' => [
3948 
              ],
3949 
            },
3950 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3951 
            'width' => 32,
3952 
          },
3953 
          'x_x44' => {
3954 
            'attributes' => {
3955 
              'hdlNetAttributes' => [
3956 
              ],
3957 
            },
3958 
            'hdlType' => 'std_logic',
3959 
            'width' => 1,
3960 
          },
3961 
          'x_x45' => {
3962 
            'attributes' => {
3963 
              'hdlNetAttributes' => [
3964 
              ],
3965 
            },
3966 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3967 
            'width' => 32,
3968 
          },
3969 
          'x_x46' => {
3970 
            'attributes' => {
3971 
              'hdlNetAttributes' => [
3972 
              ],
3973 
            },
3974 
            'hdlType' => 'std_logic',
3975 
            'width' => 1,
3976 
          },
3977 
          'x_x47' => {
3978 
            'attributes' => {
3979 
              'hdlNetAttributes' => [
3980 
              ],
3981 
            },
3982 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3983 
            'width' => 32,
3984 
          },
3985 
          'x_x48' => {
3986 
            'attributes' => {
3987 
              'hdlNetAttributes' => [
3988 
              ],
3989 
            },
3990 
            'hdlType' => 'std_logic',
3991 
            'width' => 1,
3992 
          },
3993 
          'x_x49' => {
3994 
            'attributes' => {
3995 
              'hdlNetAttributes' => [
3996 
              ],
3997 
            },
3998 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3999 
            'width' => 32,
4000 
          },
4001 
          'x_x5' => {
4002 
            'attributes' => {
4003 
              'hdlNetAttributes' => [
4004 
              ],
4005 
            },
4006 
            'hdlType' => 'std_logic',
4007 
            'width' => 1,
4008 
          },
4009 
          'x_x50' => {
4010 
            'attributes' => {
4011 
              'hdlNetAttributes' => [
4012 
              ],
4013 
            },
4014 
            'hdlType' => 'std_logic',
4015 
            'width' => 1,
4016 
          },
4017 
          'x_x51' => {
4018 
            'attributes' => {
4019 
              'hdlNetAttributes' => [
4020 
              ],
4021 
            },
4022 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4023 
            'width' => 32,
4024 
          },
4025 
          'x_x52' => {
4026 
            'attributes' => {
4027 
              'hdlNetAttributes' => [
4028 
              ],
4029 
            },
4030 
            'hdlType' => 'std_logic',
4031 
            'width' => 1,
4032 
          },
4033 
          'x_x53' => {
4034 
            'attributes' => {
4035 
              'hdlNetAttributes' => [
4036 
              ],
4037 
            },
4038 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4039 
            'width' => 32,
4040 
          },
4041 
          'x_x54' => {
4042 
            'attributes' => {
4043 
              'hdlNetAttributes' => [
4044 
              ],
4045 
            },
4046 
            'hdlType' => 'std_logic',
4047 
            'width' => 1,
4048 
          },
4049 
          'x_x55' => {
4050 
            'attributes' => {
4051 
              'hdlNetAttributes' => [
4052 
              ],
4053 
            },
4054 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4055 
            'width' => 32,
4056 
          },
4057 
          'x_x56' => {
4058 
            'attributes' => {
4059 
              'hdlNetAttributes' => [
4060 
              ],
4061 
            },
4062 
            'hdlType' => 'std_logic',
4063 
            'width' => 1,
4064 
          },
4065 
          'x_x57' => {
4066 
            'attributes' => {
4067 
              'hdlNetAttributes' => [
4068 
              ],
4069 
            },
4070 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4071 
            'width' => 32,
4072 
          },
4073 
          'x_x58' => {
4074 
            'attributes' => {
4075 
              'hdlNetAttributes' => [
4076 
              ],
4077 
            },
4078 
            'hdlType' => 'std_logic',
4079 
            'width' => 1,
4080 
          },
4081 
          'x_x59' => {
4082 
            'attributes' => {
4083 
              'hdlNetAttributes' => [
4084 
              ],
4085 
            },
4086 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4087 
            'width' => 32,
4088 
          },
4089 
          'x_x6' => {
4090 
            'attributes' => {
4091 
              'hdlNetAttributes' => [
4092 
              ],
4093 
            },
4094 
            'hdlType' => 'std_logic',
4095 
            'width' => 1,
4096 
          },
4097 
          'x_x60' => {
4098 
            'attributes' => {
4099 
              'hdlNetAttributes' => [
4100 
              ],
4101 
            },
4102 
            'hdlType' => 'std_logic',
4103 
            'width' => 1,
4104 
          },
4105 
          'x_x61' => {
4106 
            'attributes' => {
4107 
              'hdlNetAttributes' => [
4108 
              ],
4109 
            },
4110 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4111 
            'width' => 32,
4112 
          },
4113 
          'x_x62' => {
4114 
            'attributes' => {
4115 
              'hdlNetAttributes' => [
4116 
              ],
4117 
            },
4118 
            'hdlType' => 'std_logic',
4119 
            'width' => 1,
4120 
          },
4121 
          'x_x63' => {
4122 
            'attributes' => {
4123 
              'hdlNetAttributes' => [
4124 
              ],
4125 
            },
4126 
            'hdlType' => 'std_logic_vector(11 downto 0)',
4127 
            'width' => 12,
4128 
          },
4129 
          'x_x64' => {
4130 
            'attributes' => {
4131 
              'hdlNetAttributes' => [
4132 
              ],
4133 
            },
4134 
            'hdlType' => 'std_logic_vector(63 downto 0)',
4135 
            'width' => 64,
4136 
          },
4137 
          'x_x65' => {
4138 
            'attributes' => {
4139 
              'hdlNetAttributes' => [
4140 
              ],
4141 
            },
4142 
            'hdlType' => 'std_logic_vector(11 downto 0)',
4143 
            'width' => 12,
4144 
          },
4145 
          'x_x66' => {
4146 
            'attributes' => {
4147 
              'hdlNetAttributes' => [
4148 
              ],
4149 
            },
4150 
            'hdlType' => 'std_logic_vector(63 downto 0)',
4151 
            'width' => 64,
4152 
          },
4153 
          'x_x67' => {
4154 
            'attributes' => {
4155 
              'hdlNetAttributes' => [
4156 
              ],
4157 
            },
4158 
            'hdlType' => 'std_logic_vector(7 downto 0)',
4159 
            'width' => 8,
4160 
          },
4161 
          'x_x68' => {
4162 
            'attributes' => {
4163 
              'hdlNetAttributes' => [
4164 
              ],
4165 
            },
4166 
            'hdlType' => 'std_logic',
4167 
            'width' => 1,
4168 
          },
4169 
          'x_x69' => {
4170 
            'attributes' => {
4171 
              'hdlNetAttributes' => [
4172 
              ],
4173 
            },
4174 
            'hdlType' => 'std_logic',
4175 
            'width' => 1,
4176 
          },
4177 
          'x_x7' => {
4178 
            'attributes' => {
4179 
              'hdlNetAttributes' => [
4180 
              ],
4181 
            },
4182 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4183 
            'width' => 32,
4184 
          },
4185 
          'x_x70' => {
4186 
            'attributes' => {
4187 
              'hdlNetAttributes' => [
4188 
              ],
4189 
            },
4190 
            'hdlType' => 'std_logic_vector(14 downto 0)',
4191 
            'width' => 15,
4192 
          },
4193 
          'x_x71' => {
4194 
            'attributes' => {
4195 
              'hdlNetAttributes' => [
4196 
              ],
4197 
            },
4198 
            'hdlType' => 'std_logic_vector(71 downto 0)',
4199 
            'width' => 72,
4200 
          },
4201 
          'x_x72' => {
4202 
            'attributes' => {
4203 
              'hdlNetAttributes' => [
4204 
              ],
4205 
            },
4206 
            'hdlType' => 'std_logic',
4207 
            'width' => 1,
4208 
          },
4209 
          'x_x73' => {
4210 
            'attributes' => {
4211 
              'hdlNetAttributes' => [
4212 
              ],
4213 
            },
4214 
            'hdlType' => 'std_logic',
4215 
            'width' => 1,
4216 
          },
4217 
          'x_x74' => {
4218 
            'attributes' => {
4219 
              'hdlNetAttributes' => [
4220 
              ],
4221 
            },
4222 
            'hdlType' => 'std_logic',
4223 
            'width' => 1,
4224 
          },
4225 
          'x_x75' => {
4226 
            'attributes' => {
4227 
              'hdlNetAttributes' => [
4228 
              ],
4229 
            },
4230 
            'hdlType' => 'std_logic',
4231 
            'width' => 1,
4232 
          },
4233 
          'x_x76' => {
4234 
            'attributes' => {
4235 
              'hdlNetAttributes' => [
4236 
              ],
4237 
            },
4238 
            'hdlType' => 'std_logic_vector(14 downto 0)',
4239 
            'width' => 15,
4240 
          },
4241 
          'x_x77' => {
4242 
            'attributes' => {
4243 
              'hdlNetAttributes' => [
4244 
              ],
4245 
            },
4246 
            'hdlType' => 'std_logic_vector(71 downto 0)',
4247 
            'width' => 72,
4248 
          },
4249 
          'x_x78' => {
4250 
            'attributes' => {
4251 
              'hdlNetAttributes' => [
4252 
              ],
4253 
            },
4254 
            'hdlType' => 'std_logic',
4255 
            'width' => 1,
4256 
          },
4257 
          'x_x79' => {
4258 
            'attributes' => {
4259 
              'hdlNetAttributes' => [
4260 
              ],
4261 
            },
4262 
            'hdlType' => 'std_logic',
4263 
            'width' => 1,
4264 
          },
4265 
          'x_x8' => {
4266 
            'attributes' => {
4267 
              'hdlNetAttributes' => [
4268 
              ],
4269 
            },
4270 
            'hdlType' => 'std_logic',
4271 
            'width' => 1,
4272 
          },
4273 
          'x_x80' => {
4274 
            'attributes' => {
4275 
              'hdlNetAttributes' => [
4276 
              ],
4277 
            },
4278 
            'hdlType' => 'std_logic',
4279 
            'width' => 1,
4280 
          },
4281 
          'x_x81' => {
4282 
            'attributes' => {
4283 
              'hdlNetAttributes' => [
4284 
              ],
4285 
            },
4286 
            'hdlType' => 'std_logic',
4287 
            'width' => 1,
4288 
          },
4289 
          'x_x82' => {
4290 
            'attributes' => {
4291 
              'hdlNetAttributes' => [
4292 
              ],
4293 
            },
4294 
            'hdlType' => 'std_logic',
4295 
            'width' => 1,
4296 
          },
4297 
          'x_x83' => {
4298 
            'attributes' => {
4299 
              'hdlNetAttributes' => [
4300 
              ],
4301 
            },
4302 
            'hdlType' => 'std_logic',
4303 
            'width' => 1,
4304 
          },
4305 
          'x_x84' => {
4306 
            'attributes' => {
4307 
              'hdlNetAttributes' => [
4308 
              ],
4309 
            },
4310 
            'hdlType' => 'std_logic',
4311 
            'width' => 1,
4312 
          },
4313 
          'x_x85' => {
4314 
            'attributes' => {
4315 
              'hdlNetAttributes' => [
4316 
              ],
4317 
            },
4318 
            'hdlType' => 'std_logic',
4319 
            'width' => 1,
4320 
          },
4321 
          'x_x9' => {
4322 
            'attributes' => {
4323 
              'hdlNetAttributes' => [
4324 
              ],
4325 
            },
4326 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4327 
            'width' => 32,
4328 
          },
4329 
        },
4330 
        'ports' => {
4331 
          'bram_rd_addr' => {
4332 
            'attributes' => {
4333 
              'bin_pt' => 0,
4334 
              'inputFile' => 'pcie_userlogic_00_user_logic_bram_rd_addr.dat',
4335 
              'is_floating_block' => 1,
4336 
              'is_gateway_port' => 1,
4337 
              'must_be_hdl_vector' => 1,
4338 
              'period' => 1,
4339 
              'port_id' => 0,
4340 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_addr/BRAM_rd_addr',
4341 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_addr',
4342 
              'timingConstraint' => 'none',
4343 
              'type' => 'UFix_12_0',
4344 
            },
4345 
            'direction' => 'out',
4346 
            'hdlType' => 'std_logic_vector(11 downto 0)',
4347 
            'width' => 12,
4348 
          },
4349 
          'bram_rd_dout' => {
4350 
            'attributes' => {
4351 
              'bin_pt' => 0,
4352 
              'inputFile' => 'pcie_userlogic_00_user_logic_bram_rd_dout.dat',
4353 
              'is_floating_block' => 1,
4354 
              'is_gateway_port' => 1,
4355 
              'must_be_hdl_vector' => 1,
4356 
              'period' => 1,
4357 
              'port_id' => 0,
4358 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_dout/BRAM_rd_dout',
4359 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_dout',
4360 
              'timingConstraint' => 'none',
4361 
              'type' => 'UFix_64_0',
4362 
            },
4363 
            'direction' => 'in',
4364 
            'hdlType' => 'std_logic_vector(63 downto 0)',
4365 
            'width' => 64,
4366 
          },
4367 
          'bram_wr_addr' => {
4368 
            'attributes' => {
4369 
              'bin_pt' => 0,
4370 
              'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_addr.dat',
4371 
              'is_floating_block' => 1,
4372 
              'is_gateway_port' => 1,
4373 
              'must_be_hdl_vector' => 1,
4374 
              'period' => 1,
4375 
              'port_id' => 0,
4376 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_addr/BRAM_wr_addr',
4377 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_addr',
4378 
              'timingConstraint' => 'none',
4379 
              'type' => 'UFix_12_0',
4380 
            },
4381 
            'direction' => 'out',
4382 
            'hdlType' => 'std_logic_vector(11 downto 0)',
4383 
            'width' => 12,
4384 
          },
4385 
          'bram_wr_din' => {
4386 
            'attributes' => {
4387 
              'bin_pt' => 0,
4388 
              'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_din.dat',
4389 
              'is_floating_block' => 1,
4390 
              'is_gateway_port' => 1,
4391 
              'must_be_hdl_vector' => 1,
4392 
              'period' => 1,
4393 
              'port_id' => 0,
4394 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_din/BRAM_wr_din',
4395 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_din',
4396 
              'timingConstraint' => 'none',
4397 
              'type' => 'UFix_64_0',
4398 
            },
4399 
            'direction' => 'out',
4400 
            'hdlType' => 'std_logic_vector(63 downto 0)',
4401 
            'width' => 64,
4402 
          },
4403 
          'bram_wr_en' => {
4404 
            'attributes' => {
4405 
              'bin_pt' => 0,
4406 
              'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_en.dat',
4407 
              'is_floating_block' => 1,
4408 
              'is_gateway_port' => 1,
4409 
              'must_be_hdl_vector' => 1,
4410 
              'period' => 1,
4411 
              'port_id' => 0,
4412 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_en/BRAM_wr_en',
4413 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_en',
4414 
              'timingConstraint' => 'none',
4415 
              'type' => 'UFix_8_0',
4416 
            },
4417 
            'direction' => 'out',
4418 
            'hdlType' => 'std_logic_vector(7 downto 0)',
4419 
            'width' => 8,
4420 
          },
4421 
          'debug_in_1i' => {
4422 
            'attributes' => {
4423 
              'bin_pt' => 0,
4424 
              'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_1i.dat',
4425 
              'is_floating_block' => 1,
4426 
              'is_gateway_port' => 1,
4427 
              'must_be_hdl_vector' => 1,
4428 
              'period' => 1,
4429 
              'port_id' => 0,
4430 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_1i/debug_in_1i',
4431 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_1i',
4432 
              'timingConstraint' => 'none',
4433 
              'type' => 'UFix_32_0',
4434 
            },
4435 
            'direction' => 'in',
4436 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4437 
            'width' => 32,
4438 
          },
4439 
          'debug_in_2i' => {
4440 
            'attributes' => {
4441 
              'bin_pt' => 0,
4442 
              'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_2i.dat',
4443 
              'is_floating_block' => 1,
4444 
              'is_gateway_port' => 1,
4445 
              'must_be_hdl_vector' => 1,
4446 
              'period' => 1,
4447 
              'port_id' => 0,
4448 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_2i/debug_in_2i',
4449 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_2i',
4450 
              'timingConstraint' => 'none',
4451 
              'type' => 'UFix_32_0',
4452 
            },
4453 
            'direction' => 'in',
4454 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4455 
            'width' => 32,
4456 
          },
4457 
          'debug_in_3i' => {
4458 
            'attributes' => {
4459 
              'bin_pt' => 0,
4460 
              'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_3i.dat',
4461 
              'is_floating_block' => 1,
4462 
              'is_gateway_port' => 1,
4463 
              'must_be_hdl_vector' => 1,
4464 
              'period' => 1,
4465 
              'port_id' => 0,
4466 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_3i/debug_in_3i',
4467 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_3i',
4468 
              'timingConstraint' => 'none',
4469 
              'type' => 'UFix_32_0',
4470 
            },
4471 
            'direction' => 'in',
4472 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4473 
            'width' => 32,
4474 
          },
4475 
          'debug_in_4i' => {
4476 
            'attributes' => {
4477 
              'bin_pt' => 0,
4478 
              'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_4i.dat',
4479 
              'is_floating_block' => 1,
4480 
              'is_gateway_port' => 1,
4481 
              'must_be_hdl_vector' => 1,
4482 
              'period' => 1,
4483 
              'port_id' => 0,
4484 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_4i/debug_in_4i',
4485 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_4i',
4486 
              'timingConstraint' => 'none',
4487 
              'type' => 'UFix_32_0',
4488 
            },
4489 
            'direction' => 'in',
4490 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4491 
            'width' => 32,
4492 
          },
4493 
          'dma_host2board_busy' => {
4494 
            'attributes' => {
4495 
              'bin_pt' => 0,
4496 
              'inputFile' => 'pcie_userlogic_00_inout_logic_dma_host2board_busy.dat',
4497 
              'is_floating_block' => 1,
4498 
              'is_gateway_port' => 1,
4499 
              'must_be_hdl_vector' => 1,
4500 
              'period' => 1,
4501 
              'port_id' => 0,
4502 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Busy/DMA_Host2Board_Busy',
4503 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Busy',
4504 
              'timingConstraint' => 'none',
4505 
              'type' => 'UFix_1_0',
4506 
            },
4507 
            'direction' => 'in',
4508 
            'hdlType' => 'std_logic',
4509 
            'width' => 1,
4510 
          },
4511 
          'dma_host2board_done' => {
4512 
            'attributes' => {
4513 
              'bin_pt' => 0,
4514 
              'inputFile' => 'pcie_userlogic_00_inout_logic_dma_host2board_done.dat',
4515 
              'is_floating_block' => 1,
4516 
              'is_gateway_port' => 1,
4517 
              'must_be_hdl_vector' => 1,
4518 
              'period' => 1,
4519 
              'port_id' => 0,
4520 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Done/DMA_Host2Board_Done',
4521 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Done',
4522 
              'timingConstraint' => 'none',
4523 
              'type' => 'UFix_1_0',
4524 
            },
4525 
            'direction' => 'in',
4526 
            'hdlType' => 'std_logic',
4527 
            'width' => 1,
4528 
          },
4529 
          'fifo_rd_count' => {
4530 
            'attributes' => {
4531 
              'bin_pt' => 0,
4532 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_count.dat',
4533 
              'is_floating_block' => 1,
4534 
              'is_gateway_port' => 1,
4535 
              'must_be_hdl_vector' => 1,
4536 
              'period' => 1,
4537 
              'port_id' => 0,
4538 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_count/FIFO_rd_count',
4539 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_count',
4540 
              'timingConstraint' => 'none',
4541 
              'type' => 'UFix_15_0',
4542 
            },
4543 
            'direction' => 'in',
4544 
            'hdlType' => 'std_logic_vector(14 downto 0)',
4545 
            'width' => 15,
4546 
          },
4547 
          'fifo_rd_dout' => {
4548 
            'attributes' => {
4549 
              'bin_pt' => 0,
4550 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_dout.dat',
4551 
              'is_floating_block' => 1,
4552 
              'is_gateway_port' => 1,
4553 
              'must_be_hdl_vector' => 1,
4554 
              'period' => 1,
4555 
              'port_id' => 0,
4556 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_dout/FIFO_rd_dout',
4557 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_dout',
4558 
              'timingConstraint' => 'none',
4559 
              'type' => 'UFix_72_0',
4560 
            },
4561 
            'direction' => 'in',
4562 
            'hdlType' => 'std_logic_vector(71 downto 0)',
4563 
            'width' => 72,
4564 
          },
4565 
          'fifo_rd_empty' => {
4566 
            'attributes' => {
4567 
              'bin_pt' => 0,
4568 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_empty.dat',
4569 
              'is_floating_block' => 1,
4570 
              'is_gateway_port' => 1,
4571 
              'must_be_hdl_vector' => 1,
4572 
              'period' => 1,
4573 
              'port_id' => 0,
4574 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_empty/FIFO_rd_empty',
4575 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_empty',
4576 
              'timingConstraint' => 'none',
4577 
              'type' => 'Bool',
4578 
            },
4579 
            'direction' => 'in',
4580 
            'hdlType' => 'std_logic',
4581 
            'width' => 1,
4582 
          },
4583 
          'fifo_rd_en' => {
4584 
            'attributes' => {
4585 
              'bin_pt' => 0,
4586 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_en.dat',
4587 
              'is_floating_block' => 1,
4588 
              'is_gateway_port' => 1,
4589 
              'must_be_hdl_vector' => 1,
4590 
              'period' => 1,
4591 
              'port_id' => 0,
4592 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_en/FIFO_rd_en',
4593 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_en',
4594 
              'timingConstraint' => 'none',
4595 
              'type' => 'Bool',
4596 
            },
4597 
            'direction' => 'out',
4598 
            'hdlType' => 'std_logic',
4599 
            'width' => 1,
4600 
          },
4601 
          'fifo_rd_pempty' => {
4602 
            'attributes' => {
4603 
              'bin_pt' => 0,
4604 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_pempty.dat',
4605 
              'is_floating_block' => 1,
4606 
              'is_gateway_port' => 1,
4607 
              'must_be_hdl_vector' => 1,
4608 
              'period' => 1,
4609 
              'port_id' => 0,
4610 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_pempty/FIFO_rd_pempty',
4611 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_pempty',
4612 
              'timingConstraint' => 'none',
4613 
              'type' => 'Bool',
4614 
            },
4615 
            'direction' => 'in',
4616 
            'hdlType' => 'std_logic',
4617 
            'width' => 1,
4618 
          },
4619 
          'fifo_rd_valid' => {
4620 
            'attributes' => {
4621 
              'bin_pt' => 0,
4622 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_valid.dat',
4623 
              'is_floating_block' => 1,
4624 
              'is_gateway_port' => 1,
4625 
              'must_be_hdl_vector' => 1,
4626 
              'period' => 1,
4627 
              'port_id' => 0,
4628 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_valid/FIFO_rd_valid',
4629 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_valid',
4630 
              'timingConstraint' => 'none',
4631 
              'type' => 'Bool',
4632 
            },
4633 
            'direction' => 'in',
4634 
            'hdlType' => 'std_logic',
4635 
            'width' => 1,
4636 
          },
4637 
          'fifo_wr_count' => {
4638 
            'attributes' => {
4639 
              'bin_pt' => 0,
4640 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_count.dat',
4641 
              'is_floating_block' => 1,
4642 
              'is_gateway_port' => 1,
4643 
              'must_be_hdl_vector' => 1,
4644 
              'period' => 1,
4645 
              'port_id' => 0,
4646 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_count/FIFO_wr_count',
4647 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_count',
4648 
              'timingConstraint' => 'none',
4649 
              'type' => 'UFix_15_0',
4650 
            },
4651 
            'direction' => 'in',
4652 
            'hdlType' => 'std_logic_vector(14 downto 0)',
4653 
            'width' => 15,
4654 
          },
4655 
          'fifo_wr_din' => {
4656 
            'attributes' => {
4657 
              'bin_pt' => 0,
4658 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_din.dat',
4659 
              'is_floating_block' => 1,
4660 
              'is_gateway_port' => 1,
4661 
              'must_be_hdl_vector' => 1,
4662 
              'period' => 1,
4663 
              'port_id' => 0,
4664 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_din/FIFO_wr_din',
4665 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_din',
4666 
              'timingConstraint' => 'none',
4667 
              'type' => 'UFix_72_0',
4668 
            },
4669 
            'direction' => 'out',
4670 
            'hdlType' => 'std_logic_vector(71 downto 0)',
4671 
            'width' => 72,
4672 
          },
4673 
          'fifo_wr_en' => {
4674 
            'attributes' => {
4675 
              'bin_pt' => 0,
4676 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_en.dat',
4677 
              'is_floating_block' => 1,
4678 
              'is_gateway_port' => 1,
4679 
              'must_be_hdl_vector' => 1,
4680 
              'period' => 1,
4681 
              'port_id' => 0,
4682 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_en/FIFO_wr_en',
4683 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_en',
4684 
              'timingConstraint' => 'none',
4685 
              'type' => 'Bool',
4686 
            },
4687 
            'direction' => 'out',
4688 
            'hdlType' => 'std_logic',
4689 
            'width' => 1,
4690 
          },
4691 
          'fifo_wr_full' => {
4692 
            'attributes' => {
4693 
              'bin_pt' => 0,
4694 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_full.dat',
4695 
              'is_floating_block' => 1,
4696 
              'is_gateway_port' => 1,
4697 
              'must_be_hdl_vector' => 1,
4698 
              'period' => 1,
4699 
              'port_id' => 0,
4700 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_full/FIFO_wr_full',
4701 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_full',
4702 
              'timingConstraint' => 'none',
4703 
              'type' => 'Bool',
4704 
            },
4705 
            'direction' => 'in',
4706 
            'hdlType' => 'std_logic',
4707 
            'width' => 1,
4708 
          },
4709 
          'fifo_wr_pfull' => {
4710 
            'attributes' => {
4711 
              'bin_pt' => 0,
4712 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_pfull.dat',
4713 
              'is_floating_block' => 1,
4714 
              'is_gateway_port' => 1,
4715 
              'must_be_hdl_vector' => 1,
4716 
              'period' => 1,
4717 
              'port_id' => 0,
4718 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_pfull/FIFO_wr_pfull',
4719 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_pfull',
4720 
              'timingConstraint' => 'none',
4721 
              'type' => 'Bool',
4722 
            },
4723 
            'direction' => 'in',
4724 
            'hdlType' => 'std_logic',
4725 
            'width' => 1,
4726 
          },
4727 
          'inout_logic_cw_ce' => {
4728 
            'attributes' => {
4729 
              'defaultHdlValue' => '\'1\'',
4730 
              'domain' => 'default',
4731 
              'group' => 4,
4732 
              'isCe' => 1,
4733 
              'period' => 1,
4734 
            },
4735 
            'direction' => 'in',
4736 
            'hdlType' => 'std_logic',
4737 
            'width' => 1,
4738 
          },
4739 
          'inout_logic_cw_clk' => {
4740 
            'attributes' => {
4741 
              'domain' => 'default',
4742 
              'group' => 4,
4743 
              'isClk' => 1,
4744 
              'period' => 1,
4745 
              'type' => 'logic',
4746 
            },
4747 
            'direction' => 'in',
4748 
            'hdlType' => 'std_logic',
4749 
            'width' => 1,
4750 
          },
4751 
          'reg01_rd' => {
4752 
            'attributes' => {
4753 
              'bin_pt' => 0,
4754 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_rd.dat',
4755 
              'is_floating_block' => 1,
4756 
              'is_gateway_port' => 1,
4757 
              'must_be_hdl_vector' => 1,
4758 
              'period' => 1,
4759 
              'port_id' => 0,
4760 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rd/reg01_rd',
4761 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rd',
4762 
              'timingConstraint' => 'none',
4763 
              'type' => 'UFix_32_0',
4764 
            },
4765 
            'direction' => 'out',
4766 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4767 
            'width' => 32,
4768 
          },
4769 
          'reg01_rv' => {
4770 
            'attributes' => {
4771 
              'bin_pt' => 0,
4772 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_rv.dat',
4773 
              'is_floating_block' => 1,
4774 
              'is_gateway_port' => 1,
4775 
              'must_be_hdl_vector' => 1,
4776 
              'period' => 1,
4777 
              'port_id' => 0,
4778 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rv/reg01_rv',
4779 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rv',
4780 
              'timingConstraint' => 'none',
4781 
              'type' => 'UFix_1_0',
4782 
            },
4783 
            'direction' => 'out',
4784 
            'hdlType' => 'std_logic',
4785 
            'width' => 1,
4786 
          },
4787 
          'reg01_td' => {
4788 
            'attributes' => {
4789 
              'bin_pt' => 0,
4790 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_td.dat',
4791 
              'is_floating_block' => 1,
4792 
              'is_gateway_port' => 1,
4793 
              'must_be_hdl_vector' => 1,
4794 
              'period' => 1,
4795 
              'port_id' => 0,
4796 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_td/reg01_td',
4797 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_td',
4798 
              'timingConstraint' => 'none',
4799 
              'type' => 'UFix_32_0',
4800 
            },
4801 
            'direction' => 'in',
4802 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4803 
            'width' => 32,
4804 
          },
4805 
          'reg01_tv' => {
4806 
            'attributes' => {
4807 
              'bin_pt' => 0,
4808 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_tv.dat',
4809 
              'is_floating_block' => 1,
4810 
              'is_gateway_port' => 1,
4811 
              'must_be_hdl_vector' => 1,
4812 
              'period' => 1,
4813 
              'port_id' => 0,
4814 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_tv/reg01_tv',
4815 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_tv',
4816 
              'timingConstraint' => 'none',
4817 
              'type' => 'Bool',
4818 
            },
4819 
            'direction' => 'in',
4820 
            'hdlType' => 'std_logic',
4821 
            'width' => 1,
4822 
          },
4823 
          'reg02_rd' => {
4824 
            'attributes' => {
4825 
              'bin_pt' => 0,
4826 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_rd.dat',
4827 
              'is_floating_block' => 1,
4828 
              'is_gateway_port' => 1,
4829 
              'must_be_hdl_vector' => 1,
4830 
              'period' => 1,
4831 
              'port_id' => 0,
4832 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rd/reg02_rd',
4833 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rd',
4834 
              'timingConstraint' => 'none',
4835 
              'type' => 'UFix_32_0',
4836 
            },
4837 
            'direction' => 'out',
4838 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4839 
            'width' => 32,
4840 
          },
4841 
          'reg02_rv' => {
4842 
            'attributes' => {
4843 
              'bin_pt' => 0,
4844 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_rv.dat',
4845 
              'is_floating_block' => 1,
4846 
              'is_gateway_port' => 1,
4847 
              'must_be_hdl_vector' => 1,
4848 
              'period' => 1,
4849 
              'port_id' => 0,
4850 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rv/reg02_rv',
4851 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rv',
4852 
              'timingConstraint' => 'none',
4853 
              'type' => 'UFix_1_0',
4854 
            },
4855 
            'direction' => 'out',
4856 
            'hdlType' => 'std_logic',
4857 
            'width' => 1,
4858 
          },
4859 
          'reg02_td' => {
4860 
            'attributes' => {
4861 
              'bin_pt' => 0,
4862 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_td.dat',
4863 
              'is_floating_block' => 1,
4864 
              'is_gateway_port' => 1,
4865 
              'must_be_hdl_vector' => 1,
4866 
              'period' => 1,
4867 
              'port_id' => 0,
4868 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_td/reg02_td',
4869 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_td',
4870 
              'timingConstraint' => 'none',
4871 
              'type' => 'UFix_32_0',
4872 
            },
4873 
            'direction' => 'in',
4874 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4875 
            'width' => 32,
4876 
          },
4877 
          'reg02_tv' => {
4878 
            'attributes' => {
4879 
              'bin_pt' => 0,
4880 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_tv.dat',
4881 
              'is_floating_block' => 1,
4882 
              'is_gateway_port' => 1,
4883 
              'must_be_hdl_vector' => 1,
4884 
              'period' => 1,
4885 
              'port_id' => 0,
4886 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_tv/reg02_tv',
4887 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_tv',
4888 
              'timingConstraint' => 'none',
4889 
              'type' => 'Bool',
4890 
            },
4891 
            'direction' => 'in',
4892 
            'hdlType' => 'std_logic',
4893 
            'width' => 1,
4894 
          },
4895 
          'reg03_rd' => {
4896 
            'attributes' => {
4897 
              'bin_pt' => 0,
4898 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_rd.dat',
4899 
              'is_floating_block' => 1,
4900 
              'is_gateway_port' => 1,
4901 
              'must_be_hdl_vector' => 1,
4902 
              'period' => 1,
4903 
              'port_id' => 0,
4904 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rd/reg03_rd',
4905 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rd',
4906 
              'timingConstraint' => 'none',
4907 
              'type' => 'UFix_32_0',
4908 
            },
4909 
            'direction' => 'out',
4910 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4911 
            'width' => 32,
4912 
          },
4913 
          'reg03_rv' => {
4914 
            'attributes' => {
4915 
              'bin_pt' => 0,
4916 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_rv.dat',
4917 
              'is_floating_block' => 1,
4918 
              'is_gateway_port' => 1,
4919 
              'must_be_hdl_vector' => 1,
4920 
              'period' => 1,
4921 
              'port_id' => 0,
4922 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rv/reg03_rv',
4923 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rv',
4924 
              'timingConstraint' => 'none',
4925 
              'type' => 'UFix_1_0',
4926 
            },
4927 
            'direction' => 'out',
4928 
            'hdlType' => 'std_logic',
4929 
            'width' => 1,
4930 
          },
4931 
          'reg03_td' => {
4932 
            'attributes' => {
4933 
              'bin_pt' => 0,
4934 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_td.dat',
4935 
              'is_floating_block' => 1,
4936 
              'is_gateway_port' => 1,
4937 
              'must_be_hdl_vector' => 1,
4938 
              'period' => 1,
4939 
              'port_id' => 0,
4940 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_td/reg03_td',
4941 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_td',
4942 
              'timingConstraint' => 'none',
4943 
              'type' => 'UFix_32_0',
4944 
            },
4945 
            'direction' => 'in',
4946 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4947 
            'width' => 32,
4948 
          },
4949 
          'reg03_tv' => {
4950 
            'attributes' => {
4951 
              'bin_pt' => 0,
4952 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_tv.dat',
4953 
              'is_floating_block' => 1,
4954 
              'is_gateway_port' => 1,
4955 
              'must_be_hdl_vector' => 1,
4956 
              'period' => 1,
4957 
              'port_id' => 0,
4958 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_tv/reg03_tv',
4959 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_tv',
4960 
              'timingConstraint' => 'none',
4961 
              'type' => 'Bool',
4962 
            },
4963 
            'direction' => 'in',
4964 
            'hdlType' => 'std_logic',
4965 
            'width' => 1,
4966 
          },
4967 
          'reg04_rd' => {
4968 
            'attributes' => {
4969 
              'bin_pt' => 0,
4970 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_rd.dat',
4971 
              'is_floating_block' => 1,
4972 
              'is_gateway_port' => 1,
4973 
              'must_be_hdl_vector' => 1,
4974 
              'period' => 1,
4975 
              'port_id' => 0,
4976 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rd/reg04_rd',
4977 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rd',
4978 
              'timingConstraint' => 'none',
4979 
              'type' => 'UFix_32_0',
4980 
            },
4981 
            'direction' => 'out',
4982 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4983 
            'width' => 32,
4984 
          },
4985 
          'reg04_rv' => {
4986 
            'attributes' => {
4987 
              'bin_pt' => 0,
4988 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_rv.dat',
4989 
              'is_floating_block' => 1,
4990 
              'is_gateway_port' => 1,
4991 
              'must_be_hdl_vector' => 1,
4992 
              'period' => 1,
4993 
              'port_id' => 0,
4994 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rv/reg04_rv',
4995 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rv',
4996 
              'timingConstraint' => 'none',
4997 
              'type' => 'UFix_1_0',
4998 
            },
4999 
            'direction' => 'out',
5000 
            'hdlType' => 'std_logic',
5001 
            'width' => 1,
5002 
          },
5003 
          'reg04_td' => {
5004 
            'attributes' => {
5005 
              'bin_pt' => 0,
5006 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_td.dat',
5007 
              'is_floating_block' => 1,
5008 
              'is_gateway_port' => 1,
5009 
              'must_be_hdl_vector' => 1,
5010 
              'period' => 1,
5011 
              'port_id' => 0,
5012 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_td/reg04_td',
5013 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_td',
5014 
              'timingConstraint' => 'none',
5015 
              'type' => 'UFix_32_0',
5016 
            },
5017 
            'direction' => 'in',
5018 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5019 
            'width' => 32,
5020 
          },
5021 
          'reg04_tv' => {
5022 
            'attributes' => {
5023 
              'bin_pt' => 0,
5024 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_tv.dat',
5025 
              'is_floating_block' => 1,
5026 
              'is_gateway_port' => 1,
5027 
              'must_be_hdl_vector' => 1,
5028 
              'period' => 1,
5029 
              'port_id' => 0,
5030 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_tv/reg04_tv',
5031 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_tv',
5032 
              'timingConstraint' => 'none',
5033 
              'type' => 'Bool',
5034 
            },
5035 
            'direction' => 'in',
5036 
            'hdlType' => 'std_logic',
5037 
            'width' => 1,
5038 
          },
5039 
          'reg05_rd' => {
5040 
            'attributes' => {
5041 
              'bin_pt' => 0,
5042 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_rd.dat',
5043 
              'is_floating_block' => 1,
5044 
              'is_gateway_port' => 1,
5045 
              'must_be_hdl_vector' => 1,
5046 
              'period' => 1,
5047 
              'port_id' => 0,
5048 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rd/reg05_rd',
5049 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rd',
5050 
              'timingConstraint' => 'none',
5051 
              'type' => 'UFix_32_0',
5052 
            },
5053 
            'direction' => 'out',
5054 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5055 
            'width' => 32,
5056 
          },
5057 
          'reg05_rv' => {
5058 
            'attributes' => {
5059 
              'bin_pt' => 0,
5060 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_rv.dat',
5061 
              'is_floating_block' => 1,
5062 
              'is_gateway_port' => 1,
5063 
              'must_be_hdl_vector' => 1,
5064 
              'period' => 1,
5065 
              'port_id' => 0,
5066 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rv/reg05_rv',
5067 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rv',
5068 
              'timingConstraint' => 'none',
5069 
              'type' => 'UFix_1_0',
5070 
            },
5071 
            'direction' => 'out',
5072 
            'hdlType' => 'std_logic',
5073 
            'width' => 1,
5074 
          },
5075 
          'reg05_td' => {
5076 
            'attributes' => {
5077 
              'bin_pt' => 0,
5078 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_td.dat',
5079 
              'is_floating_block' => 1,
5080 
              'is_gateway_port' => 1,
5081 
              'must_be_hdl_vector' => 1,
5082 
              'period' => 1,
5083 
              'port_id' => 0,
5084 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_td/reg05_td',
5085 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_td',
5086 
              'timingConstraint' => 'none',
5087 
              'type' => 'UFix_32_0',
5088 
            },
5089 
            'direction' => 'in',
5090 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5091 
            'width' => 32,
5092 
          },
5093 
          'reg05_tv' => {
5094 
            'attributes' => {
5095 
              'bin_pt' => 0,
5096 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_tv.dat',
5097 
              'is_floating_block' => 1,
5098 
              'is_gateway_port' => 1,
5099 
              'must_be_hdl_vector' => 1,
5100 
              'period' => 1,
5101 
              'port_id' => 0,
5102 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_tv/reg05_tv',
5103 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_tv',
5104 
              'timingConstraint' => 'none',
5105 
              'type' => 'Bool',
5106 
            },
5107 
            'direction' => 'in',
5108 
            'hdlType' => 'std_logic',
5109 
            'width' => 1,
5110 
          },
5111 
          'reg06_rd' => {
5112 
            'attributes' => {
5113 
              'bin_pt' => 0,
5114 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_rd.dat',
5115 
              'is_floating_block' => 1,
5116 
              'is_gateway_port' => 1,
5117 
              'must_be_hdl_vector' => 1,
5118 
              'period' => 1,
5119 
              'port_id' => 0,
5120 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rd/reg06_rd',
5121 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rd',
5122 
              'timingConstraint' => 'none',
5123 
              'type' => 'UFix_32_0',
5124 
            },
5125 
            'direction' => 'out',
5126 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5127 
            'width' => 32,
5128 
          },
5129 
          'reg06_rv' => {
5130 
            'attributes' => {
5131 
              'bin_pt' => 0,
5132 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_rv.dat',
5133 
              'is_floating_block' => 1,
5134 
              'is_gateway_port' => 1,
5135 
              'must_be_hdl_vector' => 1,
5136 
              'period' => 1,
5137 
              'port_id' => 0,
5138 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rv/reg06_rv',
5139 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rv',
5140 
              'timingConstraint' => 'none',
5141 
              'type' => 'UFix_1_0',
5142 
            },
5143 
            'direction' => 'out',
5144 
            'hdlType' => 'std_logic',
5145 
            'width' => 1,
5146 
          },
5147 
          'reg06_td' => {
5148 
            'attributes' => {
5149 
              'bin_pt' => 0,
5150 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_td.dat',
5151 
              'is_floating_block' => 1,
5152 
              'is_gateway_port' => 1,
5153 
              'must_be_hdl_vector' => 1,
5154 
              'period' => 1,
5155 
              'port_id' => 0,
5156 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_td/reg06_td',
5157 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_td',
5158 
              'timingConstraint' => 'none',
5159 
              'type' => 'UFix_32_0',
5160 
            },
5161 
            'direction' => 'in',
5162 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5163 
            'width' => 32,
5164 
          },
5165 
          'reg06_tv' => {
5166 
            'attributes' => {
5167 
              'bin_pt' => 0,
5168 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_tv.dat',
5169 
              'is_floating_block' => 1,
5170 
              'is_gateway_port' => 1,
5171 
              'must_be_hdl_vector' => 1,
5172 
              'period' => 1,
5173 
              'port_id' => 0,
5174 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_tv/reg06_tv',
5175 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_tv',
5176 
              'timingConstraint' => 'none',
5177 
              'type' => 'Bool',
5178 
            },
5179 
            'direction' => 'in',
5180 
            'hdlType' => 'std_logic',
5181 
            'width' => 1,
5182 
          },
5183 
          'reg07_rd' => {
5184 
            'attributes' => {
5185 
              'bin_pt' => 0,
5186 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_rd.dat',
5187 
              'is_floating_block' => 1,
5188 
              'is_gateway_port' => 1,
5189 
              'must_be_hdl_vector' => 1,
5190 
              'period' => 1,
5191 
              'port_id' => 0,
5192 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rd/reg07_rd',
5193 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rd',
5194 
              'timingConstraint' => 'none',
5195 
              'type' => 'UFix_32_0',
5196 
            },
5197 
            'direction' => 'out',
5198 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5199 
            'width' => 32,
5200 
          },
5201 
          'reg07_rv' => {
5202 
            'attributes' => {
5203 
              'bin_pt' => 0,
5204 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_rv.dat',
5205 
              'is_floating_block' => 1,
5206 
              'is_gateway_port' => 1,
5207 
              'must_be_hdl_vector' => 1,
5208 
              'period' => 1,
5209 
              'port_id' => 0,
5210 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rv/reg07_rv',
5211 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rv',
5212 
              'timingConstraint' => 'none',
5213 
              'type' => 'UFix_1_0',
5214 
            },
5215 
            'direction' => 'out',
5216 
            'hdlType' => 'std_logic',
5217 
            'width' => 1,
5218 
          },
5219 
          'reg07_td' => {
5220 
            'attributes' => {
5221 
              'bin_pt' => 0,
5222 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_td.dat',
5223 
              'is_floating_block' => 1,
5224 
              'is_gateway_port' => 1,
5225 
              'must_be_hdl_vector' => 1,
5226 
              'period' => 1,
5227 
              'port_id' => 0,
5228 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_td/reg07_td',
5229 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_td',
5230 
              'timingConstraint' => 'none',
5231 
              'type' => 'UFix_32_0',
5232 
            },
5233 
            'direction' => 'in',
5234 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5235 
            'width' => 32,
5236 
          },
5237 
          'reg07_tv' => {
5238 
            'attributes' => {
5239 
              'bin_pt' => 0,
5240 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_tv.dat',
5241 
              'is_floating_block' => 1,
5242 
              'is_gateway_port' => 1,
5243 
              'must_be_hdl_vector' => 1,
5244 
              'period' => 1,
5245 
              'port_id' => 0,
5246 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_tv/reg07_tv',
5247 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_tv',
5248 
              'timingConstraint' => 'none',
5249 
              'type' => 'Bool',
5250 
            },
5251 
            'direction' => 'in',
5252 
            'hdlType' => 'std_logic',
5253 
            'width' => 1,
5254 
          },
5255 
          'reg08_rd' => {
5256 
            'attributes' => {
5257 
              'bin_pt' => 0,
5258 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_rd.dat',
5259 
              'is_floating_block' => 1,
5260 
              'is_gateway_port' => 1,
5261 
              'must_be_hdl_vector' => 1,
5262 
              'period' => 1,
5263 
              'port_id' => 0,
5264 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rd/reg08_rd',
5265 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rd',
5266 
              'timingConstraint' => 'none',
5267 
              'type' => 'UFix_32_0',
5268 
            },
5269 
            'direction' => 'out',
5270 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5271 
            'width' => 32,
5272 
          },
5273 
          'reg08_rv' => {
5274 
            'attributes' => {
5275 
              'bin_pt' => 0,
5276 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_rv.dat',
5277 
              'is_floating_block' => 1,
5278 
              'is_gateway_port' => 1,
5279 
              'must_be_hdl_vector' => 1,
5280 
              'period' => 1,
5281 
              'port_id' => 0,
5282 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rv/reg08_rv',
5283 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rv',
5284 
              'timingConstraint' => 'none',
5285 
              'type' => 'UFix_1_0',
5286 
            },
5287 
            'direction' => 'out',
5288 
            'hdlType' => 'std_logic',
5289 
            'width' => 1,
5290 
          },
5291 
          'reg08_td' => {
5292 
            'attributes' => {
5293 
              'bin_pt' => 0,
5294 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_td.dat',
5295 
              'is_floating_block' => 1,
5296 
              'is_gateway_port' => 1,
5297 
              'must_be_hdl_vector' => 1,
5298 
              'period' => 1,
5299 
              'port_id' => 0,
5300 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_td/reg08_td',
5301 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_td',
5302 
              'timingConstraint' => 'none',
5303 
              'type' => 'UFix_32_0',
5304 
            },
5305 
            'direction' => 'in',
5306 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5307 
            'width' => 32,
5308 
          },
5309 
          'reg08_tv' => {
5310 
            'attributes' => {
5311 
              'bin_pt' => 0,
5312 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_tv.dat',
5313 
              'is_floating_block' => 1,
5314 
              'is_gateway_port' => 1,
5315 
              'must_be_hdl_vector' => 1,
5316 
              'period' => 1,
5317 
              'port_id' => 0,
5318 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_tv/reg08_tv',
5319 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_tv',
5320 
              'timingConstraint' => 'none',
5321 
              'type' => 'Bool',
5322 
            },
5323 
            'direction' => 'in',
5324 
            'hdlType' => 'std_logic',
5325 
            'width' => 1,
5326 
          },
5327 
          'reg09_rd' => {
5328 
            'attributes' => {
5329 
              'bin_pt' => 0,
5330 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_rd.dat',
5331 
              'is_floating_block' => 1,
5332 
              'is_gateway_port' => 1,
5333 
              'must_be_hdl_vector' => 1,
5334 
              'period' => 1,
5335 
              'port_id' => 0,
5336 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rd/reg09_rd',
5337 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rd',
5338 
              'timingConstraint' => 'none',
5339 
              'type' => 'UFix_32_0',
5340 
            },
5341 
            'direction' => 'out',
5342 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5343 
            'width' => 32,
5344 
          },
5345 
          'reg09_rv' => {
5346 
            'attributes' => {
5347 
              'bin_pt' => 0,
5348 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_rv.dat',
5349 
              'is_floating_block' => 1,
5350 
              'is_gateway_port' => 1,
5351 
              'must_be_hdl_vector' => 1,
5352 
              'period' => 1,
5353 
              'port_id' => 0,
5354 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rv/reg09_rv',
5355 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rv',
5356 
              'timingConstraint' => 'none',
5357 
              'type' => 'UFix_1_0',
5358 
            },
5359 
            'direction' => 'out',
5360 
            'hdlType' => 'std_logic',
5361 
            'width' => 1,
5362 
          },
5363 
          'reg09_td' => {
5364 
            'attributes' => {
5365 
              'bin_pt' => 0,
5366 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_td.dat',
5367 
              'is_floating_block' => 1,
5368 
              'is_gateway_port' => 1,
5369 
              'must_be_hdl_vector' => 1,
5370 
              'period' => 1,
5371 
              'port_id' => 0,
5372 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_td/reg09_td',
5373 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_td',
5374 
              'timingConstraint' => 'none',
5375 
              'type' => 'UFix_32_0',
5376 
            },
5377 
            'direction' => 'in',
5378 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5379 
            'width' => 32,
5380 
          },
5381 
          'reg09_tv' => {
5382 
            'attributes' => {
5383 
              'bin_pt' => 0,
5384 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_tv.dat',
5385 
              'is_floating_block' => 1,
5386 
              'is_gateway_port' => 1,
5387 
              'must_be_hdl_vector' => 1,
5388 
              'period' => 1,
5389 
              'port_id' => 0,
5390 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_tv/reg09_tv',
5391 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_tv',
5392 
              'timingConstraint' => 'none',
5393 
              'type' => 'Bool',
5394 
            },
5395 
            'direction' => 'in',
5396 
            'hdlType' => 'std_logic',
5397 
            'width' => 1,
5398 
          },
5399 
          'reg10_rd' => {
5400 
            'attributes' => {
5401 
              'bin_pt' => 0,
5402 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_rd.dat',
5403 
              'is_floating_block' => 1,
5404 
              'is_gateway_port' => 1,
5405 
              'must_be_hdl_vector' => 1,
5406 
              'period' => 1,
5407 
              'port_id' => 0,
5408 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rd/reg10_rd',
5409 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rd',
5410 
              'timingConstraint' => 'none',
5411 
              'type' => 'UFix_32_0',
5412 
            },
5413 
            'direction' => 'out',
5414 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5415 
            'width' => 32,
5416 
          },
5417 
          'reg10_rv' => {
5418 
            'attributes' => {
5419 
              'bin_pt' => 0,
5420 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_rv.dat',
5421 
              'is_floating_block' => 1,
5422 
              'is_gateway_port' => 1,
5423 
              'must_be_hdl_vector' => 1,
5424 
              'period' => 1,
5425 
              'port_id' => 0,
5426 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rv/reg10_rv',
5427 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rv',
5428 
              'timingConstraint' => 'none',
5429 
              'type' => 'UFix_1_0',
5430 
            },
5431 
            'direction' => 'out',
5432 
            'hdlType' => 'std_logic',
5433 
            'width' => 1,
5434 
          },
5435 
          'reg10_td' => {
5436 
            'attributes' => {
5437 
              'bin_pt' => 0,
5438 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_td.dat',
5439 
              'is_floating_block' => 1,
5440 
              'is_gateway_port' => 1,
5441 
              'must_be_hdl_vector' => 1,
5442 
              'period' => 1,
5443 
              'port_id' => 0,
5444 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_td/reg10_td',
5445 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_td',
5446 
              'timingConstraint' => 'none',
5447 
              'type' => 'UFix_32_0',
5448 
            },
5449 
            'direction' => 'in',
5450 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5451 
            'width' => 32,
5452 
          },
5453 
          'reg10_tv' => {
5454 
            'attributes' => {
5455 
              'bin_pt' => 0,
5456 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_tv.dat',
5457 
              'is_floating_block' => 1,
5458 
              'is_gateway_port' => 1,
5459 
              'must_be_hdl_vector' => 1,
5460 
              'period' => 1,
5461 
              'port_id' => 0,
5462 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_tv/reg10_tv',
5463 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_tv',
5464 
              'timingConstraint' => 'none',
5465 
              'type' => 'Bool',
5466 
            },
5467 
            'direction' => 'in',
5468 
            'hdlType' => 'std_logic',
5469 
            'width' => 1,
5470 
          },
5471 
          'reg11_rd' => {
5472 
            'attributes' => {
5473 
              'bin_pt' => 0,
5474 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_rd.dat',
5475 
              'is_floating_block' => 1,
5476 
              'is_gateway_port' => 1,
5477 
              'must_be_hdl_vector' => 1,
5478 
              'period' => 1,
5479 
              'port_id' => 0,
5480 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rd/reg11_rd',
5481 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rd',
5482 
              'timingConstraint' => 'none',
5483 
              'type' => 'UFix_32_0',
5484 
            },
5485 
            'direction' => 'out',
5486 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5487 
            'width' => 32,
5488 
          },
5489 
          'reg11_rv' => {
5490 
            'attributes' => {
5491 
              'bin_pt' => 0,
5492 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_rv.dat',
5493 
              'is_floating_block' => 1,
5494 
              'is_gateway_port' => 1,
5495 
              'must_be_hdl_vector' => 1,
5496 
              'period' => 1,
5497 
              'port_id' => 0,
5498 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rv/reg11_rv',
5499 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rv',
5500 
              'timingConstraint' => 'none',
5501 
              'type' => 'UFix_1_0',
5502 
            },
5503 
            'direction' => 'out',
5504 
            'hdlType' => 'std_logic',
5505 
            'width' => 1,
5506 
          },
5507 
          'reg11_td' => {
5508 
            'attributes' => {
5509 
              'bin_pt' => 0,
5510 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_td.dat',
5511 
              'is_floating_block' => 1,
5512 
              'is_gateway_port' => 1,
5513 
              'must_be_hdl_vector' => 1,
5514 
              'period' => 1,
5515 
              'port_id' => 0,
5516 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_td/reg11_td',
5517 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_td',
5518 
              'timingConstraint' => 'none',
5519 
              'type' => 'UFix_32_0',
5520 
            },
5521 
            'direction' => 'in',
5522 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5523 
            'width' => 32,
5524 
          },
5525 
          'reg11_tv' => {
5526 
            'attributes' => {
5527 
              'bin_pt' => 0,
5528 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_tv.dat',
5529 
              'is_floating_block' => 1,
5530 
              'is_gateway_port' => 1,
5531 
              'must_be_hdl_vector' => 1,
5532 
              'period' => 1,
5533 
              'port_id' => 0,
5534 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_tv/reg11_tv',
5535 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_tv',
5536 
              'timingConstraint' => 'none',
5537 
              'type' => 'Bool',
5538 
            },
5539 
            'direction' => 'in',
5540 
            'hdlType' => 'std_logic',
5541 
            'width' => 1,
5542 
          },
5543 
          'reg12_rd' => {
5544 
            'attributes' => {
5545 
              'bin_pt' => 0,
5546 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_rd.dat',
5547 
              'is_floating_block' => 1,
5548 
              'is_gateway_port' => 1,
5549 
              'must_be_hdl_vector' => 1,
5550 
              'period' => 1,
5551 
              'port_id' => 0,
5552 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rd/reg12_rd',
5553 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rd',
5554 
              'timingConstraint' => 'none',
5555 
              'type' => 'UFix_32_0',
5556 
            },
5557 
            'direction' => 'out',
5558 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5559 
            'width' => 32,
5560 
          },
5561 
          'reg12_rv' => {
5562 
            'attributes' => {
5563 
              'bin_pt' => 0,
5564 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_rv.dat',
5565 
              'is_floating_block' => 1,
5566 
              'is_gateway_port' => 1,
5567 
              'must_be_hdl_vector' => 1,
5568 
              'period' => 1,
5569 
              'port_id' => 0,
5570 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rv/reg12_rv',
5571 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rv',
5572 
              'timingConstraint' => 'none',
5573 
              'type' => 'UFix_1_0',
5574 
            },
5575 
            'direction' => 'out',
5576 
            'hdlType' => 'std_logic',
5577 
            'width' => 1,
5578 
          },
5579 
          'reg12_td' => {
5580 
            'attributes' => {
5581 
              'bin_pt' => 0,
5582 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_td.dat',
5583 
              'is_floating_block' => 1,
5584 
              'is_gateway_port' => 1,
5585 
              'must_be_hdl_vector' => 1,
5586 
              'period' => 1,
5587 
              'port_id' => 0,
5588 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_td/reg12_td',
5589 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_td',
5590 
              'timingConstraint' => 'none',
5591 
              'type' => 'UFix_32_0',
5592 
            },
5593 
            'direction' => 'in',
5594 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5595 
            'width' => 32,
5596 
          },
5597 
          'reg12_tv' => {
5598 
            'attributes' => {
5599 
              'bin_pt' => 0,
5600 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_tv.dat',
5601 
              'is_floating_block' => 1,
5602 
              'is_gateway_port' => 1,
5603 
              'must_be_hdl_vector' => 1,
5604 
              'period' => 1,
5605 
              'port_id' => 0,
5606 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_tv/reg12_tv',
5607 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_tv',
5608 
              'timingConstraint' => 'none',
5609 
              'type' => 'Bool',
5610 
            },
5611 
            'direction' => 'in',
5612 
            'hdlType' => 'std_logic',
5613 
            'width' => 1,
5614 
          },
5615 
          'reg13_rd' => {
5616 
            'attributes' => {
5617 
              'bin_pt' => 0,
5618 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_rd.dat',
5619 
              'is_floating_block' => 1,
5620 
              'is_gateway_port' => 1,
5621 
              'must_be_hdl_vector' => 1,
5622 
              'period' => 1,
5623 
              'port_id' => 0,
5624 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rd/reg13_rd',
5625 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rd',
5626 
              'timingConstraint' => 'none',
5627 
              'type' => 'UFix_32_0',
5628 
            },
5629 
            'direction' => 'out',
5630 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5631 
            'width' => 32,
5632 
          },
5633 
          'reg13_rv' => {
5634 
            'attributes' => {
5635 
              'bin_pt' => 0,
5636 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_rv.dat',
5637 
              'is_floating_block' => 1,
5638 
              'is_gateway_port' => 1,
5639 
              'must_be_hdl_vector' => 1,
5640 
              'period' => 1,
5641 
              'port_id' => 0,
5642 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rv/reg13_rv',
5643 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rv',
5644 
              'timingConstraint' => 'none',
5645 
              'type' => 'UFix_1_0',
5646 
            },
5647 
            'direction' => 'out',
5648 
            'hdlType' => 'std_logic',
5649 
            'width' => 1,
5650 
          },
5651 
          'reg13_td' => {
5652 
            'attributes' => {
5653 
              'bin_pt' => 0,
5654 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_td.dat',
5655 
              'is_floating_block' => 1,
5656 
              'is_gateway_port' => 1,
5657 
              'must_be_hdl_vector' => 1,
5658 
              'period' => 1,
5659 
              'port_id' => 0,
5660 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_td/reg13_td',
5661 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_td',
5662 
              'timingConstraint' => 'none',
5663 
              'type' => 'UFix_32_0',
5664 
            },
5665 
            'direction' => 'in',
5666 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5667 
            'width' => 32,
5668 
          },
5669 
          'reg13_tv' => {
5670 
            'attributes' => {
5671 
              'bin_pt' => 0,
5672 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_tv.dat',
5673 
              'is_floating_block' => 1,
5674 
              'is_gateway_port' => 1,
5675 
              'must_be_hdl_vector' => 1,
5676 
              'period' => 1,
5677 
              'port_id' => 0,
5678 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_tv/reg13_tv',
5679 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_tv',
5680 
              'timingConstraint' => 'none',
5681 
              'type' => 'Bool',
5682 
            },
5683 
            'direction' => 'in',
5684 
            'hdlType' => 'std_logic',
5685 
            'width' => 1,
5686 
          },
5687 
          'reg14_rd' => {
5688 
            'attributes' => {
5689 
              'bin_pt' => 0,
5690 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_rd.dat',
5691 
              'is_floating_block' => 1,
5692 
              'is_gateway_port' => 1,
5693 
              'must_be_hdl_vector' => 1,
5694 
              'period' => 1,
5695 
              'port_id' => 0,
5696 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rd/reg14_rd',
5697 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rd',
5698 
              'timingConstraint' => 'none',
5699 
              'type' => 'UFix_32_0',
5700 
            },
5701 
            'direction' => 'out',
5702 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5703 
            'width' => 32,
5704 
          },
5705 
          'reg14_rv' => {
5706 
            'attributes' => {
5707 
              'bin_pt' => 0,
5708 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_rv.dat',
5709 
              'is_floating_block' => 1,
5710 
              'is_gateway_port' => 1,
5711 
              'must_be_hdl_vector' => 1,
5712 
              'period' => 1,
5713 
              'port_id' => 0,
5714 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rv/reg14_rv',
5715 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rv',
5716 
              'timingConstraint' => 'none',
5717 
              'type' => 'UFix_1_0',
5718 
            },
5719 
            'direction' => 'out',
5720 
            'hdlType' => 'std_logic',
5721 
            'width' => 1,
5722 
          },
5723 
          'reg14_td' => {
5724 
            'attributes' => {
5725 
              'bin_pt' => 0,
5726 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_td.dat',
5727 
              'is_floating_block' => 1,
5728 
              'is_gateway_port' => 1,
5729 
              'must_be_hdl_vector' => 1,
5730 
              'period' => 1,
5731 
              'port_id' => 0,
5732 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_td/reg14_td',
5733 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_td',
5734 
              'timingConstraint' => 'none',
5735 
              'type' => 'UFix_32_0',
5736 
            },
5737 
            'direction' => 'in',
5738 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5739 
            'width' => 32,
5740 
          },
5741 
          'reg14_tv' => {
5742 
            'attributes' => {
5743 
              'bin_pt' => 0,
5744 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_tv.dat',
5745 
              'is_floating_block' => 1,
5746 
              'is_gateway_port' => 1,
5747 
              'must_be_hdl_vector' => 1,
5748 
              'period' => 1,
5749 
              'port_id' => 0,
5750 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_tv/reg14_tv',
5751 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_tv',
5752 
              'timingConstraint' => 'none',
5753 
              'type' => 'Bool',
5754 
            },
5755 
            'direction' => 'in',
5756 
            'hdlType' => 'std_logic',
5757 
            'width' => 1,
5758 
          },
5759 
          'rst_i' => {
5760 
            'attributes' => {
5761 
              'bin_pt' => 0,
5762 
              'inputFile' => 'pcie_userlogic_00_user_logic_rst_i.dat',
5763 
              'is_floating_block' => 1,
5764 
              'is_gateway_port' => 1,
5765 
              'must_be_hdl_vector' => 1,
5766 
              'period' => 1,
5767 
              'port_id' => 0,
5768 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/rst_i/rst_i',
5769 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/rst_i',
5770 
              'timingConstraint' => 'none',
5771 
              'type' => 'Bool',
5772 
            },
5773 
            'direction' => 'in',
5774 
            'hdlType' => 'std_logic',
5775 
            'width' => 1,
5776 
          },
5777 
          'rst_o' => {
5778 
            'attributes' => {
5779 
              'bin_pt' => 0,
5780 
              'inputFile' => 'pcie_userlogic_00_user_logic_rst_o.dat',
5781 
              'is_floating_block' => 1,
5782 
              'is_gateway_port' => 1,
5783 
              'must_be_hdl_vector' => 1,
5784 
              'period' => 1,
5785 
              'port_id' => 0,
5786 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/rst_o/rst_o',
5787 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/rst_o',
5788 
              'timingConstraint' => 'none',
5789 
              'type' => 'Bool',
5790 
            },
5791 
            'direction' => 'out',
5792 
            'hdlType' => 'std_logic',
5793 
            'width' => 1,
5794 
          },
5795 
          'user_int_1o' => {
5796 
            'attributes' => {
5797 
              'bin_pt' => 0,
5798 
              'inputFile' => 'pcie_userlogic_00_user_logic_user_int_1o.dat',
5799 
              'is_floating_block' => 1,
5800 
              'is_gateway_port' => 1,
5801 
              'must_be_hdl_vector' => 1,
5802 
              'period' => 1,
5803 
              'port_id' => 0,
5804 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_1o/user_int_1o',
5805 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_1o',
5806 
              'timingConstraint' => 'none',
5807 
              'type' => 'Bool',
5808 
            },
5809 
            'direction' => 'out',
5810 
            'hdlType' => 'std_logic',
5811 
            'width' => 1,
5812 
          },
5813 
          'user_int_2o' => {
5814 
            'attributes' => {
5815 
              'bin_pt' => 0,
5816 
              'inputFile' => 'pcie_userlogic_00_user_logic_user_int_2o.dat',
5817 
              'is_floating_block' => 1,
5818 
              'is_gateway_port' => 1,
5819 
              'must_be_hdl_vector' => 1,
5820 
              'period' => 1,
5821 
              'port_id' => 0,
5822 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_2o/user_int_2o',
5823 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_2o',
5824 
              'timingConstraint' => 'none',
5825 
              'type' => 'Bool',
5826 
            },
5827 
            'direction' => 'out',
5828 
            'hdlType' => 'std_logic',
5829 
            'width' => 1,
5830 
          },
5831 
          'user_int_3o' => {
5832 
            'attributes' => {
5833 
              'bin_pt' => 0,
5834 
              'inputFile' => 'pcie_userlogic_00_user_logic_user_int_3o.dat',
5835 
              'is_floating_block' => 1,
5836 
              'is_gateway_port' => 1,
5837 
              'must_be_hdl_vector' => 1,
5838 
              'period' => 1,
5839 
              'port_id' => 0,
5840 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_3o/user_int_3o',
5841 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_3o',
5842 
              'timingConstraint' => 'none',
5843 
              'type' => 'Bool',
5844 
            },
5845 
            'direction' => 'out',
5846 
            'hdlType' => 'std_logic',
5847 
            'width' => 1,
5848 
          },
5849 
          'user_logic_cw_ce' => {
5850 
            'attributes' => {
5851 
              'defaultHdlValue' => '\'1\'',
5852 
              'domain' => 'default',
5853 
              'group' => 6,
5854 
              'isCe' => 1,
5855 
              'period' => 1,
5856 
            },
5857 
            'direction' => 'in',
5858 
            'hdlType' => 'std_logic',
5859 
            'width' => 1,
5860 
          },
5861 
          'user_logic_cw_clk' => {
5862 
            'attributes' => {
5863 
              'domain' => 'default',
5864 
              'group' => 6,
5865 
              'isClk' => 1,
5866 
              'period' => 1,
5867 
              'type' => 'logic',
5868 
            },
5869 
            'direction' => 'in',
5870 
            'hdlType' => 'std_logic',
5871 
            'width' => 1,
5872 
          },
5873 
        },
5874 
        'subblocks' => {
5875 
          'DMA_Host2Board_Busy_ce_and2_comp' => {
5876 
            'connections' => {
5877 
              'a' => 'sysgen_dut_to_register18_ce',
5878 
              'b' => 'sysgen_dut_to_register18_en',
5879 
              'dout' => 'DMA_Host2Board_Busy_reg_ce',
5880 
            },
5881 
            'entity' => {
5882 
              'attributes' => {
5883 
                'entityAlreadyNetlisted' => 1,
5884 
              },
5885 
              'entityName' => 'xland2',
5886 
              'ports' => {
5887 
                'a' => {
5888 
                  'direction' => 'in',
5889 
                  'hdlType' => 'std_logic',
5890 
                  'width' => 1,
5891 
                },
5892 
                'b' => {
5893 
                  'direction' => 'in',
5894 
                  'hdlType' => 'std_logic',
5895 
                  'width' => 1,
5896 
                },
5897 
                'dout' => {
5898 
                  'direction' => 'out',
5899 
                  'hdlType' => 'std_logic',
5900 
                  'width' => 1,
5901 
                },
5902 
              },
5903 
            },
5904 
            'entityName' => 'xland2',
5905 
          },
5906 
          'DMA_Host2Board_Busy_x0' => {
5907 
            'connections' => {
5908 
              'ce' => 'DMA_Host2Board_Busy_reg_ce',
5909 
              'clk' => 'sysgen_dut_to_register18_clk',
5910 
              'clr' => 'sysgen_dut_to_register18_clr',
5911 
              'i' => 'sysgen_dut_to_register18_data_in',
5912 
              'o' => 'from_register16_data_out_x0',
5913 
            },
5914 
            'entity' => {
5915 
              'attributes' => {
5916 
                'entityAlreadyNetlisted' => 1,
5917 
                'generics' => [
5918 
                  [
5919 
                    'width',
5920 
                    'integer',
5921 
                    1,
5922 
                  ],
5923 
                  [
5924 
                    'init_index',
5925 
                    'integer',
5926 
                    2,
5927 
                  ],
5928 
                  [
5929 
                    'init_value',
5930 
                    'bit_vector',
5931 
                    'b"0"',
5932 
                  ],
5933 
                  [
5934 
                    'latency',
5935 
                    'integer',
5936 
                    1,
5937 
                  ],
5938 
                ],
5939 
              },
5940 
              'entityName' => 'synth_reg_w_init',
5941 
              'ports' => {
5942 
                'ce' => {
5943 
                  'direction' => 'in',
5944 
                  'hdlType' => 'std_logic',
5945 
                  'width' => 1,
5946 
                },
5947 
                'clk' => {
5948 
                  'direction' => 'in',
5949 
                  'hdlType' => 'std_logic',
5950 
                  'width' => 1,
5951 
                },
5952 
                'clr' => {
5953 
                  'direction' => 'in',
5954 
                  'hdlType' => 'std_logic',
5955 
                  'width' => 1,
5956 
                },
5957 
                'i' => {
5958 
                  'direction' => 'in',
5959 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
5960 
                  'width' => 1,
5961 
                },
5962 
                'o' => {
5963 
                  'direction' => 'out',
5964 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
5965 
                  'width' => 1,
5966 
                },
5967 
              },
5968 
            },
5969 
            'entityName' => 'synth_reg_w_init',
5970 
          },
5971 
          'DMA_Host2Board_Done_ce_and2_comp' => {
5972 
            'connections' => {
5973 
              'a' => 'sysgen_dut_to_register19_ce',
5974 
              'b' => 'sysgen_dut_to_register19_en',
5975 
              'dout' => 'DMA_Host2Board_Done_reg_ce',
5976 
            },
5977 
            'entity' => {
5978 
              'attributes' => {
5979 
                'entityAlreadyNetlisted' => 1,
5980 
              },
5981 
              'entityName' => 'xland2',
5982 
              'ports' => {
5983 
                'a' => {
5984 
                  'direction' => 'in',
5985 
                  'hdlType' => 'std_logic',
5986 
                  'width' => 1,
5987 
                },
5988 
                'b' => {
5989 
                  'direction' => 'in',
5990 
                  'hdlType' => 'std_logic',
5991 
                  'width' => 1,
5992 
                },
5993 
                'dout' => {
5994 
                  'direction' => 'out',
5995 
                  'hdlType' => 'std_logic',
5996 
                  'width' => 1,
5997 
                },
5998 
              },
5999 
            },
6000 
            'entityName' => 'xland2',
6001 
          },
6002 
          'DMA_Host2Board_Done_x0' => {
6003 
            'connections' => {
6004 
              'ce' => 'DMA_Host2Board_Done_reg_ce',
6005 
              'clk' => 'sysgen_dut_to_register19_clk',
6006 
              'clr' => 'sysgen_dut_to_register19_clr',
6007 
              'i' => 'sysgen_dut_to_register19_data_in',
6008 
              'o' => 'from_register15_data_out_x0',
6009 
            },
6010 
            'entity' => {
6011 
              'attributes' => {
6012 
                'entityAlreadyNetlisted' => 1,
6013 
                'generics' => [
6014 
                  [
6015 
                    'width',
6016 
                    'integer',
6017 
                    1,
6018 
                  ],
6019 
                  [
6020 
                    'init_index',
6021 
                    'integer',
6022 
                    2,
6023 
                  ],
6024 
                  [
6025 
                    'init_value',
6026 
                    'bit_vector',
6027 
                    'b"0"',
6028 
                  ],
6029 
                  [
6030 
                    'latency',
6031 
                    'integer',
6032 
                    1,
6033 
                  ],
6034 
                ],
6035 
              },
6036 
              'entityName' => 'synth_reg_w_init',
6037 
              'ports' => {
6038 
                'ce' => {
6039 
                  'direction' => 'in',
6040 
                  'hdlType' => 'std_logic',
6041 
                  'width' => 1,
6042 
                },
6043 
                'clk' => {
6044 
                  'direction' => 'in',
6045 
                  'hdlType' => 'std_logic',
6046 
                  'width' => 1,
6047 
                },
6048 
                'clr' => {
6049 
                  'direction' => 'in',
6050 
                  'hdlType' => 'std_logic',
6051 
                  'width' => 1,
6052 
                },
6053 
                'i' => {
6054 
                  'direction' => 'in',
6055 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6056 
                  'width' => 1,
6057 
                },
6058 
                'o' => {
6059 
                  'direction' => 'out',
6060 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6061 
                  'width' => 1,
6062 
                },
6063 
              },
6064 
            },
6065 
            'entityName' => 'synth_reg_w_init',
6066 
          },
6067 
          'debug1i' => {
6068 
            'connections' => {
6069 
              'ce' => 'debug1i_reg_ce',
6070 
              'clk' => 'sysgen_dut_to_register6_clk',
6071 
              'clr' => 'sysgen_dut_to_register6_clr',
6072 
              'i' => 'sysgen_dut_to_register6_data_in',
6073 
              'o' => 'from_register_data_out',
6074 
            },
6075 
            'entity' => {
6076 
              'attributes' => {
6077 
                'entityAlreadyNetlisted' => 1,
6078 
                'generics' => [
6079 
                  [
6080 
                    'width',
6081 
                    'integer',
6082 
                    32,
6083 
                  ],
6084 
                  [
6085 
                    'init_index',
6086 
                    'integer',
6087 
                    2,
6088 
                  ],
6089 
                  [
6090 
                    'init_value',
6091 
                    'bit_vector',
6092 
                    'b"00000000000000000000000000000000"',
6093 
                  ],
6094 
                  [
6095 
                    'latency',
6096 
                    'integer',
6097 
                    1,
6098 
                  ],
6099 
                ],
6100 
              },
6101 
              'entityName' => 'synth_reg_w_init',
6102 
              'ports' => {
6103 
                'ce' => {
6104 
                  'direction' => 'in',
6105 
                  'hdlType' => 'std_logic',
6106 
                  'width' => 1,
6107 
                },
6108 
                'clk' => {
6109 
                  'direction' => 'in',
6110 
                  'hdlType' => 'std_logic',
6111 
                  'width' => 1,
6112 
                },
6113 
                'clr' => {
6114 
                  'direction' => 'in',
6115 
                  'hdlType' => 'std_logic',
6116 
                  'width' => 1,
6117 
                },
6118 
                'i' => {
6119 
                  'direction' => 'in',
6120 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6121 
                  'width' => 32,
6122 
                },
6123 
                'o' => {
6124 
                  'direction' => 'out',
6125 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6126 
                  'width' => 32,
6127 
                },
6128 
              },
6129 
            },
6130 
            'entityName' => 'synth_reg_w_init',
6131 
          },
6132 
          'debug1i_ce_and2_comp' => {
6133 
            'connections' => {
6134 
              'a' => 'sysgen_dut_to_register6_ce',
6135 
              'b' => 'sysgen_dut_to_register6_en',
6136 
              'dout' => 'debug1i_reg_ce',
6137 
            },
6138 
            'entity' => {
6139 
              'attributes' => {
6140 
                'entityAlreadyNetlisted' => 1,
6141 
              },
6142 
              'entityName' => 'xland2',
6143 
              'ports' => {
6144 
                'a' => {
6145 
                  'direction' => 'in',
6146 
                  'hdlType' => 'std_logic',
6147 
                  'width' => 1,
6148 
                },
6149 
                'b' => {
6150 
                  'direction' => 'in',
6151 
                  'hdlType' => 'std_logic',
6152 
                  'width' => 1,
6153 
                },
6154 
                'dout' => {
6155 
                  'direction' => 'out',
6156 
                  'hdlType' => 'std_logic',
6157 
                  'width' => 1,
6158 
                },
6159 
              },
6160 
            },
6161 
            'entityName' => 'xland2',
6162 
          },
6163 
          'debug2i' => {
6164 
            'connections' => {
6165 
              'ce' => 'debug2i_reg_ce',
6166 
              'clk' => 'sysgen_dut_to_register1_clk',
6167 
              'clr' => 'sysgen_dut_to_register1_clr',
6168 
              'i' => 'sysgen_dut_to_register1_data_in',
6169 
              'o' => 'from_register1_data_out_x0',
6170 
            },
6171 
            'entity' => {
6172 
              'attributes' => {
6173 
                'entityAlreadyNetlisted' => 1,
6174 
                'generics' => [
6175 
                  [
6176 
                    'width',
6177 
                    'integer',
6178 
                    32,
6179 
                  ],
6180 
                  [
6181 
                    'init_index',
6182 
                    'integer',
6183 
                    2,
6184 
                  ],
6185 
                  [
6186 
                    'init_value',
6187 
                    'bit_vector',
6188 
                    'b"00000000000000000000000000000000"',
6189 
                  ],
6190 
                  [
6191 
                    'latency',
6192 
                    'integer',
6193 
                    1,
6194 
                  ],
6195 
                ],
6196 
              },
6197 
              'entityName' => 'synth_reg_w_init',
6198 
              'ports' => {
6199 
                'ce' => {
6200 
                  'direction' => 'in',
6201 
                  'hdlType' => 'std_logic',
6202 
                  'width' => 1,
6203 
                },
6204 
                'clk' => {
6205 
                  'direction' => 'in',
6206 
                  'hdlType' => 'std_logic',
6207 
                  'width' => 1,
6208 
                },
6209 
                'clr' => {
6210 
                  'direction' => 'in',
6211 
                  'hdlType' => 'std_logic',
6212 
                  'width' => 1,
6213 
                },
6214 
                'i' => {
6215 
                  'direction' => 'in',
6216 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6217 
                  'width' => 32,
6218 
                },
6219 
                'o' => {
6220 
                  'direction' => 'out',
6221 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6222 
                  'width' => 32,
6223 
                },
6224 
              },
6225 
            },
6226 
            'entityName' => 'synth_reg_w_init',
6227 
          },
6228 
          'debug2i_ce_and2_comp' => {
6229 
            'connections' => {
6230 
              'a' => 'sysgen_dut_to_register1_ce',
6231 
              'b' => 'sysgen_dut_to_register1_en',
6232 
              'dout' => 'debug2i_reg_ce',
6233 
            },
6234 
            'entity' => {
6235 
              'attributes' => {
6236 
                'entityAlreadyNetlisted' => 1,
6237 
              },
6238 
              'entityName' => 'xland2',
6239 
              'ports' => {
6240 
                'a' => {
6241 
                  'direction' => 'in',
6242 
                  'hdlType' => 'std_logic',
6243 
                  'width' => 1,
6244 
                },
6245 
                'b' => {
6246 
                  'direction' => 'in',
6247 
                  'hdlType' => 'std_logic',
6248 
                  'width' => 1,
6249 
                },
6250 
                'dout' => {
6251 
                  'direction' => 'out',
6252 
                  'hdlType' => 'std_logic',
6253 
                  'width' => 1,
6254 
                },
6255 
              },
6256 
            },
6257 
            'entityName' => 'xland2',
6258 
          },
6259 
          'debug3i' => {
6260 
            'connections' => {
6261 
              'ce' => 'debug3i_reg_ce',
6262 
              'clk' => 'sysgen_dut_to_register2_clk',
6263 
              'clr' => 'sysgen_dut_to_register2_clr',
6264 
              'i' => 'sysgen_dut_to_register2_data_in',
6265 
              'o' => 'from_register2_data_out_x0',
6266 
            },
6267 
            'entity' => {
6268 
              'attributes' => {
6269 
                'entityAlreadyNetlisted' => 1,
6270 
                'generics' => [
6271 
                  [
6272 
                    'width',
6273 
                    'integer',
6274 
                    32,
6275 
                  ],
6276 
                  [
6277 
                    'init_index',
6278 
                    'integer',
6279 
                    2,
6280 
                  ],
6281 
                  [
6282 
                    'init_value',
6283 
                    'bit_vector',
6284 
                    'b"00000000000000000000000000000000"',
6285 
                  ],
6286 
                  [
6287 
                    'latency',
6288 
                    'integer',
6289 
                    1,
6290 
                  ],
6291 
                ],
6292 
              },
6293 
              'entityName' => 'synth_reg_w_init',
6294 
              'ports' => {
6295 
                'ce' => {
6296 
                  'direction' => 'in',
6297 
                  'hdlType' => 'std_logic',
6298 
                  'width' => 1,
6299 
                },
6300 
                'clk' => {
6301 
                  'direction' => 'in',
6302 
                  'hdlType' => 'std_logic',
6303 
                  'width' => 1,
6304 
                },
6305 
                'clr' => {
6306 
                  'direction' => 'in',
6307 
                  'hdlType' => 'std_logic',
6308 
                  'width' => 1,
6309 
                },
6310 
                'i' => {
6311 
                  'direction' => 'in',
6312 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6313 
                  'width' => 32,
6314 
                },
6315 
                'o' => {
6316 
                  'direction' => 'out',
6317 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6318 
                  'width' => 32,
6319 
                },
6320 
              },
6321 
            },
6322 
            'entityName' => 'synth_reg_w_init',
6323 
          },
6324 
          'debug3i_ce_and2_comp' => {
6325 
            'connections' => {
6326 
              'a' => 'sysgen_dut_to_register2_ce',
6327 
              'b' => 'sysgen_dut_to_register2_en',
6328 
              'dout' => 'debug3i_reg_ce',
6329 
            },
6330 
            'entity' => {
6331 
              'attributes' => {
6332 
                'entityAlreadyNetlisted' => 1,
6333 
              },
6334 
              'entityName' => 'xland2',
6335 
              'ports' => {
6336 
                'a' => {
6337 
                  'direction' => 'in',
6338 
                  'hdlType' => 'std_logic',
6339 
                  'width' => 1,
6340 
                },
6341 
                'b' => {
6342 
                  'direction' => 'in',
6343 
                  'hdlType' => 'std_logic',
6344 
                  'width' => 1,
6345 
                },
6346 
                'dout' => {
6347 
                  'direction' => 'out',
6348 
                  'hdlType' => 'std_logic',
6349 
                  'width' => 1,
6350 
                },
6351 
              },
6352 
            },
6353 
            'entityName' => 'xland2',
6354 
          },
6355 
          'debug4i' => {
6356 
            'connections' => {
6357 
              'ce' => 'debug4i_reg_ce',
6358 
              'clk' => 'sysgen_dut_to_register20_clk',
6359 
              'clr' => 'sysgen_dut_to_register20_clr',
6360 
              'i' => 'sysgen_dut_to_register20_data_in',
6361 
              'o' => 'from_register19_data_out_x0',
6362 
            },
6363 
            'entity' => {
6364 
              'attributes' => {
6365 
                'entityAlreadyNetlisted' => 1,
6366 
                'generics' => [
6367 
                  [
6368 
                    'width',
6369 
                    'integer',
6370 
                    32,
6371 
                  ],
6372 
                  [
6373 
                    'init_index',
6374 
                    'integer',
6375 
                    2,
6376 
                  ],
6377 
                  [
6378 
                    'init_value',
6379 
                    'bit_vector',
6380 
                    'b"00000000000000000000000000000000"',
6381 
                  ],
6382 
                  [
6383 
                    'latency',
6384 
                    'integer',
6385 
                    1,
6386 
                  ],
6387 
                ],
6388 
              },
6389 
              'entityName' => 'synth_reg_w_init',
6390 
              'ports' => {
6391 
                'ce' => {
6392 
                  'direction' => 'in',
6393 
                  'hdlType' => 'std_logic',
6394 
                  'width' => 1,
6395 
                },
6396 
                'clk' => {
6397 
                  'direction' => 'in',
6398 
                  'hdlType' => 'std_logic',
6399 
                  'width' => 1,
6400 
                },
6401 
                'clr' => {
6402 
                  'direction' => 'in',
6403 
                  'hdlType' => 'std_logic',
6404 
                  'width' => 1,
6405 
                },
6406 
                'i' => {
6407 
                  'direction' => 'in',
6408 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6409 
                  'width' => 32,
6410 
                },
6411 
                'o' => {
6412 
                  'direction' => 'out',
6413 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6414 
                  'width' => 32,
6415 
                },
6416 
              },
6417 
            },
6418 
            'entityName' => 'synth_reg_w_init',
6419 
          },
6420 
          'debug4i_ce_and2_comp' => {
6421 
            'connections' => {
6422 
              'a' => 'sysgen_dut_to_register20_ce',
6423 
              'b' => 'sysgen_dut_to_register20_en',
6424 
              'dout' => 'debug4i_reg_ce',
6425 
            },
6426 
            'entity' => {
6427 
              'attributes' => {
6428 
                'entityAlreadyNetlisted' => 1,
6429 
              },
6430 
              'entityName' => 'xland2',
6431 
              'ports' => {
6432 
                'a' => {
6433 
                  'direction' => 'in',
6434 
                  'hdlType' => 'std_logic',
6435 
                  'width' => 1,
6436 
                },
6437 
                'b' => {
6438 
                  'direction' => 'in',
6439 
                  'hdlType' => 'std_logic',
6440 
                  'width' => 1,
6441 
                },
6442 
                'dout' => {
6443 
                  'direction' => 'out',
6444 
                  'hdlType' => 'std_logic',
6445 
                  'width' => 1,
6446 
                },
6447 
              },
6448 
            },
6449 
            'entityName' => 'xland2',
6450 
          },
6451 
          'register01rd' => {
6452 
            'connections' => {
6453 
              'ce' => 'register01rd_reg_ce',
6454 
              'clk' => 'sysgen_dut_to_register_clk',
6455 
              'clr' => 'sysgen_dut_to_register_clr',
6456 
              'i' => 'sysgen_dut_to_register_data_in',
6457 
              'o' => 'from_register3_data_out',
6458 
            },
6459 
            'entity' => {
6460 
              'attributes' => {
6461 
                'entityAlreadyNetlisted' => 1,
6462 
                'generics' => [
6463 
                  [
6464 
                    'width',
6465 
                    'integer',
6466 
                    32,
6467 
                  ],
6468 
                  [
6469 
                    'init_index',
6470 
                    'integer',
6471 
                    2,
6472 
                  ],
6473 
                  [
6474 
                    'init_value',
6475 
                    'bit_vector',
6476 
                    'b"00000000000000000000000000000000"',
6477 
                  ],
6478 
                  [
6479 
                    'latency',
6480 
                    'integer',
6481 
                    1,
6482 
                  ],
6483 
                ],
6484 
              },
6485 
              'entityName' => 'synth_reg_w_init',
6486 
              'ports' => {
6487 
                'ce' => {
6488 
                  'direction' => 'in',
6489 
                  'hdlType' => 'std_logic',
6490 
                  'width' => 1,
6491 
                },
6492 
                'clk' => {
6493 
                  'direction' => 'in',
6494 
                  'hdlType' => 'std_logic',
6495 
                  'width' => 1,
6496 
                },
6497 
                'clr' => {
6498 
                  'direction' => 'in',
6499 
                  'hdlType' => 'std_logic',
6500 
                  'width' => 1,
6501 
                },
6502 
                'i' => {
6503 
                  'direction' => 'in',
6504 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6505 
                  'width' => 32,
6506 
                },
6507 
                'o' => {
6508 
                  'direction' => 'out',
6509 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6510 
                  'width' => 32,
6511 
                },
6512 
              },
6513 
            },
6514 
            'entityName' => 'synth_reg_w_init',
6515 
          },
6516 
          'register01rd_ce_and2_comp' => {
6517 
            'connections' => {
6518 
              'a' => 'sysgen_dut_to_register_ce',
6519 
              'b' => 'sysgen_dut_to_register_en',
6520 
              'dout' => 'register01rd_reg_ce',
6521 
            },
6522 
            'entity' => {
6523 
              'attributes' => {
6524 
                'entityAlreadyNetlisted' => 1,
6525 
              },
6526 
              'entityName' => 'xland2',
6527 
              'ports' => {
6528 
                'a' => {
6529 
                  'direction' => 'in',
6530 
                  'hdlType' => 'std_logic',
6531 
                  'width' => 1,
6532 
                },
6533 
                'b' => {
6534 
                  'direction' => 'in',
6535 
                  'hdlType' => 'std_logic',
6536 
                  'width' => 1,
6537 
                },
6538 
                'dout' => {
6539 
                  'direction' => 'out',
6540 
                  'hdlType' => 'std_logic',
6541 
                  'width' => 1,
6542 
                },
6543 
              },
6544 
            },
6545 
            'entityName' => 'xland2',
6546 
          },
6547 
          'register01rv' => {
6548 
            'connections' => {
6549 
              'ce' => 'register01rv_reg_ce',
6550 
              'clk' => 'sysgen_dut_to_register1_clk_x0',
6551 
              'clr' => 'sysgen_dut_to_register1_clr_x0',
6552 
              'i' => 'sysgen_dut_to_register1_data_in_x0',
6553 
              'o' => 'from_register1_data_out',
6554 
            },
6555 
            'entity' => {
6556 
              'attributes' => {
6557 
                'entityAlreadyNetlisted' => 1,
6558 
                'generics' => [
6559 
                  [
6560 
                    'width',
6561 
                    'integer',
6562 
                    1,
6563 
                  ],
6564 
                  [
6565 
                    'init_index',
6566 
                    'integer',
6567 
                    2,
6568 
                  ],
6569 
                  [
6570 
                    'init_value',
6571 
                    'bit_vector',
6572 
                    'b"0"',
6573 
                  ],
6574 
                  [
6575 
                    'latency',
6576 
                    'integer',
6577 
                    1,
6578 
                  ],
6579 
                ],
6580 
              },
6581 
              'entityName' => 'synth_reg_w_init',
6582 
              'ports' => {
6583 
                'ce' => {
6584 
                  'direction' => 'in',
6585 
                  'hdlType' => 'std_logic',
6586 
                  'width' => 1,
6587 
                },
6588 
                'clk' => {
6589 
                  'direction' => 'in',
6590 
                  'hdlType' => 'std_logic',
6591 
                  'width' => 1,
6592 
                },
6593 
                'clr' => {
6594 
                  'direction' => 'in',
6595 
                  'hdlType' => 'std_logic',
6596 
                  'width' => 1,
6597 
                },
6598 
                'i' => {
6599 
                  'direction' => 'in',
6600 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6601 
                  'width' => 1,
6602 
                },
6603 
                'o' => {
6604 
                  'direction' => 'out',
6605 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6606 
                  'width' => 1,
6607 
                },
6608 
              },
6609 
            },
6610 
            'entityName' => 'synth_reg_w_init',
6611 
          },
6612 
          'register01rv_ce_and2_comp' => {
6613 
            'connections' => {
6614 
              'a' => 'sysgen_dut_to_register1_ce_x0',
6615 
              'b' => 'sysgen_dut_to_register1_en_x0',
6616 
              'dout' => 'register01rv_reg_ce',
6617 
            },
6618 
            'entity' => {
6619 
              'attributes' => {
6620 
                'entityAlreadyNetlisted' => 1,
6621 
              },
6622 
              'entityName' => 'xland2',
6623 
              'ports' => {
6624 
                'a' => {
6625 
                  'direction' => 'in',
6626 
                  'hdlType' => 'std_logic',
6627 
                  'width' => 1,
6628 
                },
6629 
                'b' => {
6630 
                  'direction' => 'in',
6631 
                  'hdlType' => 'std_logic',
6632 
                  'width' => 1,
6633 
                },
6634 
                'dout' => {
6635 
                  'direction' => 'out',
6636 
                  'hdlType' => 'std_logic',
6637 
                  'width' => 1,
6638 
                },
6639 
              },
6640 
            },
6641 
            'entityName' => 'xland2',
6642 
          },
6643 
          'register01td' => {
6644 
            'connections' => {
6645 
              'ce' => 'register01td_reg_ce',
6646 
              'clk' => 'sysgen_dut_to_register7_clk',
6647 
              'clr' => 'sysgen_dut_to_register7_clr',
6648 
              'i' => 'sysgen_dut_to_register7_data_in',
6649 
              'o' => 'from_register3_data_out_x0',
6650 
            },
6651 
            'entity' => {
6652 
              'attributes' => {
6653 
                'entityAlreadyNetlisted' => 1,
6654 
                'generics' => [
6655 
                  [
6656 
                    'width',
6657 
                    'integer',
6658 
                    32,
6659 
                  ],
6660 
                  [
6661 
                    'init_index',
6662 
                    'integer',
6663 
                    2,
6664 
                  ],
6665 
                  [
6666 
                    'init_value',
6667 
                    'bit_vector',
6668 
                    'b"00000000000000000000000000000000"',
6669 
                  ],
6670 
                  [
6671 
                    'latency',
6672 
                    'integer',
6673 
                    1,
6674 
                  ],
6675 
                ],
6676 
              },
6677 
              'entityName' => 'synth_reg_w_init',
6678 
              'ports' => {
6679 
                'ce' => {
6680 
                  'direction' => 'in',
6681 
                  'hdlType' => 'std_logic',
6682 
                  'width' => 1,
6683 
                },
6684 
                'clk' => {
6685 
                  'direction' => 'in',
6686 
                  'hdlType' => 'std_logic',
6687 
                  'width' => 1,
6688 
                },
6689 
                'clr' => {
6690 
                  'direction' => 'in',
6691 
                  'hdlType' => 'std_logic',
6692 
                  'width' => 1,
6693 
                },
6694 
                'i' => {
6695 
                  'direction' => 'in',
6696 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6697 
                  'width' => 32,
6698 
                },
6699 
                'o' => {
6700 
                  'direction' => 'out',
6701 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6702 
                  'width' => 32,
6703 
                },
6704 
              },
6705 
            },
6706 
            'entityName' => 'synth_reg_w_init',
6707 
          },
6708 
          'register01td_ce_and2_comp' => {
6709 
            'connections' => {
6710 
              'a' => 'sysgen_dut_to_register7_ce',
6711 
              'b' => 'sysgen_dut_to_register7_en',
6712 
              'dout' => 'register01td_reg_ce',
6713 
            },
6714 
            'entity' => {
6715 
              'attributes' => {
6716 
                'entityAlreadyNetlisted' => 1,
6717 
              },
6718 
              'entityName' => 'xland2',
6719 
              'ports' => {
6720 
                'a' => {
6721 
                  'direction' => 'in',
6722 
                  'hdlType' => 'std_logic',
6723 
                  'width' => 1,
6724 
                },
6725 
                'b' => {
6726 
                  'direction' => 'in',
6727 
                  'hdlType' => 'std_logic',
6728 
                  'width' => 1,
6729 
                },
6730 
                'dout' => {
6731 
                  'direction' => 'out',
6732 
                  'hdlType' => 'std_logic',
6733 
                  'width' => 1,
6734 
                },
6735 
              },
6736 
            },
6737 
            'entityName' => 'xland2',
6738 
          },
6739 
          'register01tv' => {
6740 
            'connections' => {
6741 
              'ce' => 'register01tv_reg_ce',
6742 
              'clk' => 'sysgen_dut_to_register3_clk',
6743 
              'clr' => 'sysgen_dut_to_register3_clr',
6744 
              'i' => 'sysgen_dut_to_register3_data_in',
6745 
              'o' => 'from_register4_data_out_x0',
6746 
            },
6747 
            'entity' => {
6748 
              'attributes' => {
6749 
                'entityAlreadyNetlisted' => 1,
6750 
                'generics' => [
6751 
                  [
6752 
                    'width',
6753 
                    'integer',
6754 
                    1,
6755 
                  ],
6756 
                  [
6757 
                    'init_index',
6758 
                    'integer',
6759 
                    2,
6760 
                  ],
6761 
                  [
6762 
                    'init_value',
6763 
                    'bit_vector',
6764 
                    'b"0"',
6765 
                  ],
6766 
                  [
6767 
                    'latency',
6768 
                    'integer',
6769 
                    1,
6770 
                  ],
6771 
                ],
6772 
              },
6773 
              'entityName' => 'synth_reg_w_init',
6774 
              'ports' => {
6775 
                'ce' => {
6776 
                  'direction' => 'in',
6777 
                  'hdlType' => 'std_logic',
6778 
                  'width' => 1,
6779 
                },
6780 
                'clk' => {
6781 
                  'direction' => 'in',
6782 
                  'hdlType' => 'std_logic',
6783 
                  'width' => 1,
6784 
                },
6785 
                'clr' => {
6786 
                  'direction' => 'in',
6787 
                  'hdlType' => 'std_logic',
6788 
                  'width' => 1,
6789 
                },
6790 
                'i' => {
6791 
                  'direction' => 'in',
6792 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6793 
                  'width' => 1,
6794 
                },
6795 
                'o' => {
6796 
                  'direction' => 'out',
6797 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6798 
                  'width' => 1,
6799 
                },
6800 
              },
6801 
            },
6802 
            'entityName' => 'synth_reg_w_init',
6803 
          },
6804 
          'register01tv_ce_and2_comp' => {
6805 
            'connections' => {
6806 
              'a' => 'sysgen_dut_to_register3_ce',
6807 
              'b' => 'sysgen_dut_to_register3_en',
6808 
              'dout' => 'register01tv_reg_ce',
6809 
            },
6810 
            'entity' => {
6811 
              'attributes' => {
6812 
                'entityAlreadyNetlisted' => 1,
6813 
              },
6814 
              'entityName' => 'xland2',
6815 
              'ports' => {
6816 
                'a' => {
6817 
                  'direction' => 'in',
6818 
                  'hdlType' => 'std_logic',
6819 
                  'width' => 1,
6820 
                },
6821 
                'b' => {
6822 
                  'direction' => 'in',
6823 
                  'hdlType' => 'std_logic',
6824 
                  'width' => 1,
6825 
                },
6826 
                'dout' => {
6827 
                  'direction' => 'out',
6828 
                  'hdlType' => 'std_logic',
6829 
                  'width' => 1,
6830 
                },
6831 
              },
6832 
            },
6833 
            'entityName' => 'xland2',
6834 
          },
6835 
          'register02rd' => {
6836 
            'connections' => {
6837 
              'ce' => 'register02rd_reg_ce',
6838 
              'clk' => 'sysgen_dut_to_register2_clk_x0',
6839 
              'clr' => 'sysgen_dut_to_register2_clr_x0',
6840 
              'i' => 'sysgen_dut_to_register2_data_in_x0',
6841 
              'o' => 'from_register5_data_out',
6842 
            },
6843 
            'entity' => {
6844 
              'attributes' => {
6845 
                'entityAlreadyNetlisted' => 1,
6846 
                'generics' => [
6847 
                  [
6848 
                    'width',
6849 
                    'integer',
6850 
                    32,
6851 
                  ],
6852 
                  [
6853 
                    'init_index',
6854 
                    'integer',
6855 
                    2,
6856 
                  ],
6857 
                  [
6858 
                    'init_value',
6859 
                    'bit_vector',
6860 
                    'b"00000000000000000000000000000000"',
6861 
                  ],
6862 
                  [
6863 
                    'latency',
6864 
                    'integer',
6865 
                    1,
6866 
                  ],
6867 
                ],
6868 
              },
6869 
              'entityName' => 'synth_reg_w_init',
6870 
              'ports' => {
6871 
                'ce' => {
6872 
                  'direction' => 'in',
6873 
                  'hdlType' => 'std_logic',
6874 
                  'width' => 1,
6875 
                },
6876 
                'clk' => {
6877 
                  'direction' => 'in',
6878 
                  'hdlType' => 'std_logic',
6879 
                  'width' => 1,
6880 
                },
6881 
                'clr' => {
6882 
                  'direction' => 'in',
6883 
                  'hdlType' => 'std_logic',
6884 
                  'width' => 1,
6885 
                },
6886 
                'i' => {
6887 
                  'direction' => 'in',
6888 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6889 
                  'width' => 32,
6890 
                },
6891 
                'o' => {
6892 
                  'direction' => 'out',
6893 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6894 
                  'width' => 32,
6895 
                },
6896 
              },
6897 
            },
6898 
            'entityName' => 'synth_reg_w_init',
6899 
          },
6900 
          'register02rd_ce_and2_comp' => {
6901 
            'connections' => {
6902 
              'a' => 'sysgen_dut_to_register2_ce_x0',
6903 
              'b' => 'sysgen_dut_to_register2_en_x0',
6904 
              'dout' => 'register02rd_reg_ce',
6905 
            },
6906 
            'entity' => {
6907 
              'attributes' => {
6908 
                'entityAlreadyNetlisted' => 1,
6909 
              },
6910 
              'entityName' => 'xland2',
6911 
              'ports' => {
6912 
                'a' => {
6913 
                  'direction' => 'in',
6914 
                  'hdlType' => 'std_logic',
6915 
                  'width' => 1,
6916 
                },
6917 
                'b' => {
6918 
                  'direction' => 'in',
6919 
                  'hdlType' => 'std_logic',
6920 
                  'width' => 1,
6921 
                },
6922 
                'dout' => {
6923 
                  'direction' => 'out',
6924 
                  'hdlType' => 'std_logic',
6925 
                  'width' => 1,
6926 
                },
6927 
              },
6928 
            },
6929 
            'entityName' => 'xland2',
6930 
          },
6931 
          'register02rv' => {
6932 
            'connections' => {
6933 
              'ce' => 'register02rv_reg_ce',
6934 
              'clk' => 'sysgen_dut_to_register4_clk_x0',
6935 
              'clr' => 'sysgen_dut_to_register4_clr_x0',
6936 
              'i' => 'sysgen_dut_to_register4_data_in_x0',
6937 
              'o' => 'from_register2_data_out',
6938 
            },
6939 
            'entity' => {
6940 
              'attributes' => {
6941 
                'entityAlreadyNetlisted' => 1,
6942 
                'generics' => [
6943 
                  [
6944 
                    'width',
6945 
                    'integer',
6946 
                    1,
6947 
                  ],
6948 
                  [
6949 
                    'init_index',
6950 
                    'integer',
6951 
                    2,
6952 
                  ],
6953 
                  [
6954 
                    'init_value',
6955 
                    'bit_vector',
6956 
                    'b"0"',
6957 
                  ],
6958 
                  [
6959 
                    'latency',
6960 
                    'integer',
6961 
                    1,
6962 
                  ],
6963 
                ],
6964 
              },
6965 
              'entityName' => 'synth_reg_w_init',
6966 
              'ports' => {
6967 
                'ce' => {
6968 
                  'direction' => 'in',
6969 
                  'hdlType' => 'std_logic',
6970 
                  'width' => 1,
6971 
                },
6972 
                'clk' => {
6973 
                  'direction' => 'in',
6974 
                  'hdlType' => 'std_logic',
6975 
                  'width' => 1,
6976 
                },
6977 
                'clr' => {
6978 
                  'direction' => 'in',
6979 
                  'hdlType' => 'std_logic',
6980 
                  'width' => 1,
6981 
                },
6982 
                'i' => {
6983 
                  'direction' => 'in',
6984 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6985 
                  'width' => 1,
6986 
                },
6987 
                'o' => {
6988 
                  'direction' => 'out',
6989 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6990 
                  'width' => 1,
6991 
                },
6992 
              },
6993 
            },
6994 
            'entityName' => 'synth_reg_w_init',
6995 
          },
6996 
          'register02rv_ce_and2_comp' => {
6997 
            'connections' => {
6998 
              'a' => 'sysgen_dut_to_register4_ce_x0',
6999 
              'b' => 'sysgen_dut_to_register4_en_x0',
7000 
              'dout' => 'register02rv_reg_ce',
7001 
            },
7002 
            'entity' => {
7003 
              'attributes' => {
7004 
                'entityAlreadyNetlisted' => 1,
7005 
              },
7006 
              'entityName' => 'xland2',
7007 
              'ports' => {
7008 
                'a' => {
7009 
                  'direction' => 'in',
7010 
                  'hdlType' => 'std_logic',
7011 
                  'width' => 1,
7012 
                },
7013 
                'b' => {
7014 
                  'direction' => 'in',
7015 
                  'hdlType' => 'std_logic',
7016 
                  'width' => 1,
7017 
                },
7018 
                'dout' => {
7019 
                  'direction' => 'out',
7020 
                  'hdlType' => 'std_logic',
7021 
                  'width' => 1,
7022 
                },
7023 
              },
7024 
            },
7025 
            'entityName' => 'xland2',
7026 
          },
7027 
          'register02td' => {
7028 
            'connections' => {
7029 
              'ce' => 'register02td_reg_ce',
7030 
              'clk' => 'sysgen_dut_to_register5_clk',
7031 
              'clr' => 'sysgen_dut_to_register5_clr',
7032 
              'i' => 'sysgen_dut_to_register5_data_in',
7033 
              'o' => 'from_register5_data_out_x0',
7034 
            },
7035 
            'entity' => {
7036 
              'attributes' => {
7037 
                'entityAlreadyNetlisted' => 1,
7038 
                'generics' => [
7039 
                  [
7040 
                    'width',
7041 
                    'integer',
7042 
                    32,
7043 
                  ],
7044 
                  [
7045 
                    'init_index',
7046 
                    'integer',
7047 
                    2,
7048 
                  ],
7049 
                  [
7050 
                    'init_value',
7051 
                    'bit_vector',
7052 
                    'b"00000000000000000000000000000000"',
7053 
                  ],
7054 
                  [
7055 
                    'latency',
7056 
                    'integer',
7057 
                    1,
7058 
                  ],
7059 
                ],
7060 
              },
7061 
              'entityName' => 'synth_reg_w_init',
7062 
              'ports' => {
7063 
                'ce' => {
7064 
                  'direction' => 'in',
7065 
                  'hdlType' => 'std_logic',
7066 
                  'width' => 1,
7067 
                },
7068 
                'clk' => {
7069 
                  'direction' => 'in',
7070 
                  'hdlType' => 'std_logic',
7071 
                  'width' => 1,
7072 
                },
7073 
                'clr' => {
7074 
                  'direction' => 'in',
7075 
                  'hdlType' => 'std_logic',
7076 
                  'width' => 1,
7077 
                },
7078 
                'i' => {
7079 
                  'direction' => 'in',
7080 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7081 
                  'width' => 32,
7082 
                },
7083 
                'o' => {
7084 
                  'direction' => 'out',
7085 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7086 
                  'width' => 32,
7087 
                },
7088 
              },
7089 
            },
7090 
            'entityName' => 'synth_reg_w_init',
7091 
          },
7092 
          'register02td_ce_and2_comp' => {
7093 
            'connections' => {
7094 
              'a' => 'sysgen_dut_to_register5_ce',
7095 
              'b' => 'sysgen_dut_to_register5_en',
7096 
              'dout' => 'register02td_reg_ce',
7097 
            },
7098 
            'entity' => {
7099 
              'attributes' => {
7100 
                'entityAlreadyNetlisted' => 1,
7101 
              },
7102 
              'entityName' => 'xland2',
7103 
              'ports' => {
7104 
                'a' => {
7105 
                  'direction' => 'in',
7106 
                  'hdlType' => 'std_logic',
7107 
                  'width' => 1,
7108 
                },
7109 
                'b' => {
7110 
                  'direction' => 'in',
7111 
                  'hdlType' => 'std_logic',
7112 
                  'width' => 1,
7113 
                },
7114 
                'dout' => {
7115 
                  'direction' => 'out',
7116 
                  'hdlType' => 'std_logic',
7117 
                  'width' => 1,
7118 
                },
7119 
              },
7120 
            },
7121 
            'entityName' => 'xland2',
7122 
          },
7123 
          'register02tv' => {
7124 
            'connections' => {
7125 
              'ce' => 'register02tv_reg_ce',
7126 
              'clk' => 'sysgen_dut_to_register4_clk',
7127 
              'clr' => 'sysgen_dut_to_register4_clr',
7128 
              'i' => 'sysgen_dut_to_register4_data_in',
7129 
              'o' => 'from_register6_data_out_x0',
7130 
            },
7131 
            'entity' => {
7132 
              'attributes' => {
7133 
                'entityAlreadyNetlisted' => 1,
7134 
                'generics' => [
7135 
                  [
7136 
                    'width',
7137 
                    'integer',
7138 
                    1,
7139 
                  ],
7140 
                  [
7141 
                    'init_index',
7142 
                    'integer',
7143 
                    2,
7144 
                  ],
7145 
                  [
7146 
                    'init_value',
7147 
                    'bit_vector',
7148 
                    'b"0"',
7149 
                  ],
7150 
                  [
7151 
                    'latency',
7152 
                    'integer',
7153 
                    1,
7154 
                  ],
7155 
                ],
7156 
              },
7157 
              'entityName' => 'synth_reg_w_init',
7158 
              'ports' => {
7159 
                'ce' => {
7160 
                  'direction' => 'in',
7161 
                  'hdlType' => 'std_logic',
7162 
                  'width' => 1,
7163 
                },
7164 
                'clk' => {
7165 
                  'direction' => 'in',
7166 
                  'hdlType' => 'std_logic',
7167 
                  'width' => 1,
7168 
                },
7169 
                'clr' => {
7170 
                  'direction' => 'in',
7171 
                  'hdlType' => 'std_logic',
7172 
                  'width' => 1,
7173 
                },
7174 
                'i' => {
7175 
                  'direction' => 'in',
7176 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7177 
                  'width' => 1,
7178 
                },
7179 
                'o' => {
7180 
                  'direction' => 'out',
7181 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7182 
                  'width' => 1,
7183 
                },
7184 
              },
7185 
            },
7186 
            'entityName' => 'synth_reg_w_init',
7187 
          },
7188 
          'register02tv_ce_and2_comp' => {
7189 
            'connections' => {
7190 
              'a' => 'sysgen_dut_to_register4_ce',
7191 
              'b' => 'sysgen_dut_to_register4_en',
7192 
              'dout' => 'register02tv_reg_ce',
7193 
            },
7194 
            'entity' => {
7195 
              'attributes' => {
7196 
                'entityAlreadyNetlisted' => 1,
7197 
              },
7198 
              'entityName' => 'xland2',
7199 
              'ports' => {
7200 
                'a' => {
7201 
                  'direction' => 'in',
7202 
                  'hdlType' => 'std_logic',
7203 
                  'width' => 1,
7204 
                },
7205 
                'b' => {
7206 
                  'direction' => 'in',
7207 
                  'hdlType' => 'std_logic',
7208 
                  'width' => 1,
7209 
                },
7210 
                'dout' => {
7211 
                  'direction' => 'out',
7212 
                  'hdlType' => 'std_logic',
7213 
                  'width' => 1,
7214 
                },
7215 
              },
7216 
            },
7217 
            'entityName' => 'xland2',
7218 
          },
7219 
          'register03rd' => {
7220 
            'connections' => {
7221 
              'ce' => 'register03rd_reg_ce',
7222 
              'clk' => 'sysgen_dut_to_register3_clk_x0',
7223 
              'clr' => 'sysgen_dut_to_register3_clr_x0',
7224 
              'i' => 'sysgen_dut_to_register3_data_in_x0',
7225 
              'o' => 'from_register7_data_out',
7226 
            },
7227 
            'entity' => {
7228 
              'attributes' => {
7229 
                'entityAlreadyNetlisted' => 1,
7230 
                'generics' => [
7231 
                  [
7232 
                    'width',
7233 
                    'integer',
7234 
                    32,
7235 
                  ],
7236 
                  [
7237 
                    'init_index',
7238 
                    'integer',
7239 
                    2,
7240 
                  ],
7241 
                  [
7242 
                    'init_value',
7243 
                    'bit_vector',
7244 
                    'b"00000000000000000000000000000000"',
7245 
                  ],
7246 
                  [
7247 
                    'latency',
7248 
                    'integer',
7249 
                    1,
7250 
                  ],
7251 
                ],
7252 
              },
7253 
              'entityName' => 'synth_reg_w_init',
7254 
              'ports' => {
7255 
                'ce' => {
7256 
                  'direction' => 'in',
7257 
                  'hdlType' => 'std_logic',
7258 
                  'width' => 1,
7259 
                },
7260 
                'clk' => {
7261 
                  'direction' => 'in',
7262 
                  'hdlType' => 'std_logic',
7263 
                  'width' => 1,
7264 
                },
7265 
                'clr' => {
7266 
                  'direction' => 'in',
7267 
                  'hdlType' => 'std_logic',
7268 
                  'width' => 1,
7269 
                },
7270 
                'i' => {
7271 
                  'direction' => 'in',
7272 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7273 
                  'width' => 32,
7274 
                },
7275 
                'o' => {
7276 
                  'direction' => 'out',
7277 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7278 
                  'width' => 32,
7279 
                },
7280 
              },
7281 
            },
7282 
            'entityName' => 'synth_reg_w_init',
7283 
          },
7284 
          'register03rd_ce_and2_comp' => {
7285 
            'connections' => {
7286 
              'a' => 'sysgen_dut_to_register3_ce_x0',
7287 
              'b' => 'sysgen_dut_to_register3_en_x0',
7288 
              'dout' => 'register03rd_reg_ce',
7289 
            },
7290 
            'entity' => {
7291 
              'attributes' => {
7292 
                'entityAlreadyNetlisted' => 1,
7293 
              },
7294 
              'entityName' => 'xland2',
7295 
              'ports' => {
7296 
                'a' => {
7297 
                  'direction' => 'in',
7298 
                  'hdlType' => 'std_logic',
7299 
                  'width' => 1,
7300 
                },
7301 
                'b' => {
7302 
                  'direction' => 'in',
7303 
                  'hdlType' => 'std_logic',
7304 
                  'width' => 1,
7305 
                },
7306 
                'dout' => {
7307 
                  'direction' => 'out',
7308 
                  'hdlType' => 'std_logic',
7309 
                  'width' => 1,
7310 
                },
7311 
              },
7312 
            },
7313 
            'entityName' => 'xland2',
7314 
          },
7315 
          'register03rv' => {
7316 
            'connections' => {
7317 
              'ce' => 'register03rv_reg_ce',
7318 
              'clk' => 'sysgen_dut_to_register5_clk_x0',
7319 
              'clr' => 'sysgen_dut_to_register5_clr_x0',
7320 
              'i' => 'sysgen_dut_to_register5_data_in_x0',
7321 
              'o' => 'from_register6_data_out',
7322 
            },
7323 
            'entity' => {
7324 
              'attributes' => {
7325 
                'entityAlreadyNetlisted' => 1,
7326 
                'generics' => [
7327 
                  [
7328 
                    'width',
7329 
                    'integer',
7330 
                    1,
7331 
                  ],
7332 
                  [
7333 
                    'init_index',
7334 
                    'integer',
7335 
                    2,
7336 
                  ],
7337 
                  [
7338 
                    'init_value',
7339 
                    'bit_vector',
7340 
                    'b"0"',
7341 
                  ],
7342 
                  [
7343 
                    'latency',
7344 
                    'integer',
7345 
                    1,
7346 
                  ],
7347 
                ],
7348 
              },
7349 
              'entityName' => 'synth_reg_w_init',
7350 
              'ports' => {
7351 
                'ce' => {
7352 
                  'direction' => 'in',
7353 
                  'hdlType' => 'std_logic',
7354 
                  'width' => 1,
7355 
                },
7356 
                'clk' => {
7357 
                  'direction' => 'in',
7358 
                  'hdlType' => 'std_logic',
7359 
                  'width' => 1,
7360 
                },
7361 
                'clr' => {
7362 
                  'direction' => 'in',
7363 
                  'hdlType' => 'std_logic',
7364 
                  'width' => 1,
7365 
                },
7366 
                'i' => {
7367 
                  'direction' => 'in',
7368 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7369 
                  'width' => 1,
7370 
                },
7371 
                'o' => {
7372 
                  'direction' => 'out',
7373 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7374 
                  'width' => 1,
7375 
                },
7376 
              },
7377 
            },
7378 
            'entityName' => 'synth_reg_w_init',
7379 
          },
7380 
          'register03rv_ce_and2_comp' => {
7381 
            'connections' => {
7382 
              'a' => 'sysgen_dut_to_register5_ce_x0',
7383 
              'b' => 'sysgen_dut_to_register5_en_x0',
7384 
              'dout' => 'register03rv_reg_ce',
7385 
            },
7386 
            'entity' => {
7387 
              'attributes' => {
7388 
                'entityAlreadyNetlisted' => 1,
7389 
              },
7390 
              'entityName' => 'xland2',
7391 
              'ports' => {
7392 
                'a' => {
7393 
                  'direction' => 'in',
7394 
                  'hdlType' => 'std_logic',
7395 
                  'width' => 1,
7396 
                },
7397 
                'b' => {
7398 
                  'direction' => 'in',
7399 
                  'hdlType' => 'std_logic',
7400 
                  'width' => 1,
7401 
                },
7402 
                'dout' => {
7403 
                  'direction' => 'out',
7404 
                  'hdlType' => 'std_logic',
7405 
                  'width' => 1,
7406 
                },
7407 
              },
7408 
            },
7409 
            'entityName' => 'xland2',
7410 
          },
7411 
          'register03td' => {
7412 
            'connections' => {
7413 
              'ce' => 'register03td_reg_ce',
7414 
              'clk' => 'sysgen_dut_to_register9_clk',
7415 
              'clr' => 'sysgen_dut_to_register9_clr',
7416 
              'i' => 'sysgen_dut_to_register9_data_in',
7417 
              'o' => 'from_register7_data_out_x0',
7418 
            },
7419 
            'entity' => {
7420 
              'attributes' => {
7421 
                'entityAlreadyNetlisted' => 1,
7422 
                'generics' => [
7423 
                  [
7424 
                    'width',
7425 
                    'integer',
7426 
                    32,
7427 
                  ],
7428 
                  [
7429 
                    'init_index',
7430 
                    'integer',
7431 
                    2,
7432 
                  ],
7433 
                  [
7434 
                    'init_value',
7435 
                    'bit_vector',
7436 
                    'b"00000000000000000000000000000000"',
7437 
                  ],
7438 
                  [
7439 
                    'latency',
7440 
                    'integer',
7441 
                    1,
7442 
                  ],
7443 
                ],
7444 
              },
7445 
              'entityName' => 'synth_reg_w_init',
7446 
              'ports' => {
7447 
                'ce' => {
7448 
                  'direction' => 'in',
7449 
                  'hdlType' => 'std_logic',
7450 
                  'width' => 1,
7451 
                },
7452 
                'clk' => {
7453 
                  'direction' => 'in',
7454 
                  'hdlType' => 'std_logic',
7455 
                  'width' => 1,
7456 
                },
7457 
                'clr' => {
7458 
                  'direction' => 'in',
7459 
                  'hdlType' => 'std_logic',
7460 
                  'width' => 1,
7461 
                },
7462 
                'i' => {
7463 
                  'direction' => 'in',
7464 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7465 
                  'width' => 32,
7466 
                },
7467 
                'o' => {
7468 
                  'direction' => 'out',
7469 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7470 
                  'width' => 32,
7471 
                },
7472 
              },
7473 
            },
7474 
            'entityName' => 'synth_reg_w_init',
7475 
          },
7476 
          'register03td_ce_and2_comp' => {
7477 
            'connections' => {
7478 
              'a' => 'sysgen_dut_to_register9_ce',
7479 
              'b' => 'sysgen_dut_to_register9_en',
7480 
              'dout' => 'register03td_reg_ce',
7481 
            },
7482 
            'entity' => {
7483 
              'attributes' => {
7484 
                'entityAlreadyNetlisted' => 1,
7485 
              },
7486 
              'entityName' => 'xland2',
7487 
              'ports' => {
7488 
                'a' => {
7489 
                  'direction' => 'in',
7490 
                  'hdlType' => 'std_logic',
7491 
                  'width' => 1,
7492 
                },
7493 
                'b' => {
7494 
                  'direction' => 'in',
7495 
                  'hdlType' => 'std_logic',
7496 
                  'width' => 1,
7497 
                },
7498 
                'dout' => {
7499 
                  'direction' => 'out',
7500 
                  'hdlType' => 'std_logic',
7501 
                  'width' => 1,
7502 
                },
7503 
              },
7504 
            },
7505 
            'entityName' => 'xland2',
7506 
          },
7507 
          'register03tv' => {
7508 
            'connections' => {
7509 
              'ce' => 'register03tv_reg_ce',
7510 
              'clk' => 'sysgen_dut_to_register8_clk',
7511 
              'clr' => 'sysgen_dut_to_register8_clr',
7512 
              'i' => 'sysgen_dut_to_register8_data_in',
7513 
              'o' => 'from_register8_data_out_x0',
7514 
            },
7515 
            'entity' => {
7516 
              'attributes' => {
7517 
                'entityAlreadyNetlisted' => 1,
7518 
                'generics' => [
7519 
                  [
7520 
                    'width',
7521 
                    'integer',
7522 
                    1,
7523 
                  ],
7524 
                  [
7525 
                    'init_index',
7526 
                    'integer',
7527 
                    2,
7528 
                  ],
7529 
                  [
7530 
                    'init_value',
7531 
                    'bit_vector',
7532 
                    'b"0"',
7533 
                  ],
7534 
                  [
7535 
                    'latency',
7536 
                    'integer',
7537 
                    1,
7538 
                  ],
7539 
                ],
7540 
              },
7541 
              'entityName' => 'synth_reg_w_init',
7542 
              'ports' => {
7543 
                'ce' => {
7544 
                  'direction' => 'in',
7545 
                  'hdlType' => 'std_logic',
7546 
                  'width' => 1,
7547 
                },
7548 
                'clk' => {
7549 
                  'direction' => 'in',
7550 
                  'hdlType' => 'std_logic',
7551 
                  'width' => 1,
7552 
                },
7553 
                'clr' => {
7554 
                  'direction' => 'in',
7555 
                  'hdlType' => 'std_logic',
7556 
                  'width' => 1,
7557 
                },
7558 
                'i' => {
7559 
                  'direction' => 'in',
7560 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7561 
                  'width' => 1,
7562 
                },
7563 
                'o' => {
7564 
                  'direction' => 'out',
7565 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7566 
                  'width' => 1,
7567 
                },
7568 
              },
7569 
            },
7570 
            'entityName' => 'synth_reg_w_init',
7571 
          },
7572 
          'register03tv_ce_and2_comp' => {
7573 
            'connections' => {
7574 
              'a' => 'sysgen_dut_to_register8_ce',
7575 
              'b' => 'sysgen_dut_to_register8_en',
7576 
              'dout' => 'register03tv_reg_ce',
7577 
            },
7578 
            'entity' => {
7579 
              'attributes' => {
7580 
                'entityAlreadyNetlisted' => 1,
7581 
              },
7582 
              'entityName' => 'xland2',
7583 
              'ports' => {
7584 
                'a' => {
7585 
                  'direction' => 'in',
7586 
                  'hdlType' => 'std_logic',
7587 
                  'width' => 1,
7588 
                },
7589 
                'b' => {
7590 
                  'direction' => 'in',
7591 
                  'hdlType' => 'std_logic',
7592 
                  'width' => 1,
7593 
                },
7594 
                'dout' => {
7595 
                  'direction' => 'out',
7596 
                  'hdlType' => 'std_logic',
7597 
                  'width' => 1,
7598 
                },
7599 
              },
7600 
            },
7601 
            'entityName' => 'xland2',
7602 
          },
7603 
          'register04rd' => {
7604 
            'connections' => {
7605 
              'ce' => 'register04rd_reg_ce',
7606 
              'clk' => 'sysgen_dut_to_register6_clk_x0',
7607 
              'clr' => 'sysgen_dut_to_register6_clr_x0',
7608 
              'i' => 'sysgen_dut_to_register6_data_in_x0',
7609 
              'o' => 'from_register8_data_out',
7610 
            },
7611 
            'entity' => {
7612 
              'attributes' => {
7613 
                'entityAlreadyNetlisted' => 1,
7614 
                'generics' => [
7615 
                  [
7616 
                    'width',
7617 
                    'integer',
7618 
                    32,
7619 
                  ],
7620 
                  [
7621 
                    'init_index',
7622 
                    'integer',
7623 
                    2,
7624 
                  ],
7625 
                  [
7626 
                    'init_value',
7627 
                    'bit_vector',
7628 
                    'b"00000000000000000000000000000000"',
7629 
                  ],
7630 
                  [
7631 
                    'latency',
7632 
                    'integer',
7633 
                    1,
7634 
                  ],
7635 
                ],
7636 
              },
7637 
              'entityName' => 'synth_reg_w_init',
7638 
              'ports' => {
7639 
                'ce' => {
7640 
                  'direction' => 'in',
7641 
                  'hdlType' => 'std_logic',
7642 
                  'width' => 1,
7643 
                },
7644 
                'clk' => {
7645 
                  'direction' => 'in',
7646 
                  'hdlType' => 'std_logic',
7647 
                  'width' => 1,
7648 
                },
7649 
                'clr' => {
7650 
                  'direction' => 'in',
7651 
                  'hdlType' => 'std_logic',
7652 
                  'width' => 1,
7653 
                },
7654 
                'i' => {
7655 
                  'direction' => 'in',
7656 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7657 
                  'width' => 32,
7658 
                },
7659 
                'o' => {
7660 
                  'direction' => 'out',
7661 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7662 
                  'width' => 32,
7663 
                },
7664 
              },
7665 
            },
7666 
            'entityName' => 'synth_reg_w_init',
7667 
          },
7668 
          'register04rd_ce_and2_comp' => {
7669 
            'connections' => {
7670 
              'a' => 'sysgen_dut_to_register6_ce_x0',
7671 
              'b' => 'sysgen_dut_to_register6_en_x0',
7672 
              'dout' => 'register04rd_reg_ce',
7673 
            },
7674 
            'entity' => {
7675 
              'attributes' => {
7676 
                'entityAlreadyNetlisted' => 1,
7677 
              },
7678 
              'entityName' => 'xland2',
7679 
              'ports' => {
7680 
                'a' => {
7681 
                  'direction' => 'in',
7682 
                  'hdlType' => 'std_logic',
7683 
                  'width' => 1,
7684 
                },
7685 
                'b' => {
7686 
                  'direction' => 'in',
7687 
                  'hdlType' => 'std_logic',
7688 
                  'width' => 1,
7689 
                },
7690 
                'dout' => {
7691 
                  'direction' => 'out',
7692 
                  'hdlType' => 'std_logic',
7693 
                  'width' => 1,
7694 
                },
7695 
              },
7696 
            },
7697 
            'entityName' => 'xland2',
7698 
          },
7699 
          'register04rv' => {
7700 
            'connections' => {
7701 
              'ce' => 'register04rv_reg_ce',
7702 
              'clk' => 'sysgen_dut_to_register7_clk_x0',
7703 
              'clr' => 'sysgen_dut_to_register7_clr_x0',
7704 
              'i' => 'sysgen_dut_to_register7_data_in_x0',
7705 
              'o' => 'from_register4_data_out',
7706 
            },
7707 
            'entity' => {
7708 
              'attributes' => {
7709 
                'entityAlreadyNetlisted' => 1,
7710 
                'generics' => [
7711 
                  [
7712 
                    'width',
7713 
                    'integer',
7714 
                    1,
7715 
                  ],
7716 
                  [
7717 
                    'init_index',
7718 
                    'integer',
7719 
                    2,
7720 
                  ],
7721 
                  [
7722 
                    'init_value',
7723 
                    'bit_vector',
7724 
                    'b"0"',
7725 
                  ],
7726 
                  [
7727 
                    'latency',
7728 
                    'integer',
7729 
                    1,
7730 
                  ],
7731 
                ],
7732 
              },
7733 
              'entityName' => 'synth_reg_w_init',
7734 
              'ports' => {
7735 
                'ce' => {
7736 
                  'direction' => 'in',
7737 
                  'hdlType' => 'std_logic',
7738 
                  'width' => 1,
7739 
                },
7740 
                'clk' => {
7741 
                  'direction' => 'in',
7742 
                  'hdlType' => 'std_logic',
7743 
                  'width' => 1,
7744 
                },
7745 
                'clr' => {
7746 
                  'direction' => 'in',
7747 
                  'hdlType' => 'std_logic',
7748 
                  'width' => 1,
7749 
                },
7750 
                'i' => {
7751 
                  'direction' => 'in',
7752 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7753 
                  'width' => 1,
7754 
                },
7755 
                'o' => {
7756 
                  'direction' => 'out',
7757 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7758 
                  'width' => 1,
7759 
                },
7760 
              },
7761 
            },
7762 
            'entityName' => 'synth_reg_w_init',
7763 
          },
7764 
          'register04rv_ce_and2_comp' => {
7765 
            'connections' => {
7766 
              'a' => 'sysgen_dut_to_register7_ce_x0',
7767 
              'b' => 'sysgen_dut_to_register7_en_x0',
7768 
              'dout' => 'register04rv_reg_ce',
7769 
            },
7770 
            'entity' => {
7771 
              'attributes' => {
7772 
                'entityAlreadyNetlisted' => 1,
7773 
              },
7774 
              'entityName' => 'xland2',
7775 
              'ports' => {
7776 
                'a' => {
7777 
                  'direction' => 'in',
7778 
                  'hdlType' => 'std_logic',
7779 
                  'width' => 1,
7780 
                },
7781 
                'b' => {
7782 
                  'direction' => 'in',
7783 
                  'hdlType' => 'std_logic',
7784 
                  'width' => 1,
7785 
                },
7786 
                'dout' => {
7787 
                  'direction' => 'out',
7788 
                  'hdlType' => 'std_logic',
7789 
                  'width' => 1,
7790 
                },
7791 
              },
7792 
            },
7793 
            'entityName' => 'xland2',
7794 
          },
7795 
          'register04td' => {
7796 
            'connections' => {
7797 
              'ce' => 'register04td_reg_ce',
7798 
              'clk' => 'sysgen_dut_to_register11_clk',
7799 
              'clr' => 'sysgen_dut_to_register11_clr',
7800 
              'i' => 'sysgen_dut_to_register11_data_in',
7801 
              'o' => 'from_register9_data_out_x0',
7802 
            },
7803 
            'entity' => {
7804 
              'attributes' => {
7805 
                'entityAlreadyNetlisted' => 1,
7806 
                'generics' => [
7807 
                  [
7808 
                    'width',
7809 
                    'integer',
7810 
                    32,
7811 
                  ],
7812 
                  [
7813 
                    'init_index',
7814 
                    'integer',
7815 
                    2,
7816 
                  ],
7817 
                  [
7818 
                    'init_value',
7819 
                    'bit_vector',
7820 
                    'b"00000000000000000000000000000000"',
7821 
                  ],
7822 
                  [
7823 
                    'latency',
7824 
                    'integer',
7825 
                    1,
7826 
                  ],
7827 
                ],
7828 
              },
7829 
              'entityName' => 'synth_reg_w_init',
7830 
              'ports' => {
7831 
                'ce' => {
7832 
                  'direction' => 'in',
7833 
                  'hdlType' => 'std_logic',
7834 
                  'width' => 1,
7835 
                },
7836 
                'clk' => {
7837 
                  'direction' => 'in',
7838 
                  'hdlType' => 'std_logic',
7839 
                  'width' => 1,
7840 
                },
7841 
                'clr' => {
7842 
                  'direction' => 'in',
7843 
                  'hdlType' => 'std_logic',
7844 
                  'width' => 1,
7845 
                },
7846 
                'i' => {
7847 
                  'direction' => 'in',
7848 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7849 
                  'width' => 32,
7850 
                },
7851 
                'o' => {
7852 
                  'direction' => 'out',
7853 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7854 
                  'width' => 32,
7855 
                },
7856 
              },
7857 
            },
7858 
            'entityName' => 'synth_reg_w_init',
7859 
          },
7860 
          'register04td_ce_and2_comp' => {
7861 
            'connections' => {
7862 
              'a' => 'sysgen_dut_to_register11_ce',
7863 
              'b' => 'sysgen_dut_to_register11_en',
7864 
              'dout' => 'register04td_reg_ce',
7865 
            },
7866 
            'entity' => {
7867 
              'attributes' => {
7868 
                'entityAlreadyNetlisted' => 1,
7869 
              },
7870 
              'entityName' => 'xland2',
7871 
              'ports' => {
7872 
                'a' => {
7873 
                  'direction' => 'in',
7874 
                  'hdlType' => 'std_logic',
7875 
                  'width' => 1,
7876 
                },
7877 
                'b' => {
7878 
                  'direction' => 'in',
7879 
                  'hdlType' => 'std_logic',
7880 
                  'width' => 1,
7881 
                },
7882 
                'dout' => {
7883 
                  'direction' => 'out',
7884 
                  'hdlType' => 'std_logic',
7885 
                  'width' => 1,
7886 
                },
7887 
              },
7888 
            },
7889 
            'entityName' => 'xland2',
7890 
          },
7891 
          'register04tv' => {
7892 
            'connections' => {
7893 
              'ce' => 'register04tv_reg_ce',
7894 
              'clk' => 'sysgen_dut_to_register10_clk',
7895 
              'clr' => 'sysgen_dut_to_register10_clr',
7896 
              'i' => 'sysgen_dut_to_register10_data_in',
7897 
              'o' => 'from_register10_data_out_x0',
7898 
            },
7899 
            'entity' => {
7900 
              'attributes' => {
7901 
                'entityAlreadyNetlisted' => 1,
7902 
                'generics' => [
7903 
                  [
7904 
                    'width',
7905 
                    'integer',
7906 
                    1,
7907 
                  ],
7908 
                  [
7909 
                    'init_index',
7910 
                    'integer',
7911 
                    2,
7912 
                  ],
7913 
                  [
7914 
                    'init_value',
7915 
                    'bit_vector',
7916 
                    'b"0"',
7917 
                  ],
7918 
                  [
7919 
                    'latency',
7920 
                    'integer',
7921 
                    1,
7922 
                  ],
7923 
                ],
7924 
              },
7925 
              'entityName' => 'synth_reg_w_init',
7926 
              'ports' => {
7927 
                'ce' => {
7928 
                  'direction' => 'in',
7929 
                  'hdlType' => 'std_logic',
7930 
                  'width' => 1,
7931 
                },
7932 
                'clk' => {
7933 
                  'direction' => 'in',
7934 
                  'hdlType' => 'std_logic',
7935 
                  'width' => 1,
7936 
                },
7937 
                'clr' => {
7938 
                  'direction' => 'in',
7939 
                  'hdlType' => 'std_logic',
7940 
                  'width' => 1,
7941 
                },
7942 
                'i' => {
7943 
                  'direction' => 'in',
7944 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7945 
                  'width' => 1,
7946 
                },
7947 
                'o' => {
7948 
                  'direction' => 'out',
7949 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7950 
                  'width' => 1,
7951 
                },
7952 
              },
7953 
            },
7954 
            'entityName' => 'synth_reg_w_init',
7955 
          },
7956 
          'register04tv_ce_and2_comp' => {
7957 
            'connections' => {
7958 
              'a' => 'sysgen_dut_to_register10_ce',
7959 
              'b' => 'sysgen_dut_to_register10_en',
7960 
              'dout' => 'register04tv_reg_ce',
7961 
            },
7962 
            'entity' => {
7963 
              'attributes' => {
7964 
                'entityAlreadyNetlisted' => 1,
7965 
              },
7966 
              'entityName' => 'xland2',
7967 
              'ports' => {
7968 
                'a' => {
7969 
                  'direction' => 'in',
7970 
                  'hdlType' => 'std_logic',
7971 
                  'width' => 1,
7972 
                },
7973 
                'b' => {
7974 
                  'direction' => 'in',
7975 
                  'hdlType' => 'std_logic',
7976 
                  'width' => 1,
7977 
                },
7978 
                'dout' => {
7979 
                  'direction' => 'out',
7980 
                  'hdlType' => 'std_logic',
7981 
                  'width' => 1,
7982 
                },
7983 
              },
7984 
            },
7985 
            'entityName' => 'xland2',
7986 
          },
7987 
          'register05rd' => {
7988 
            'connections' => {
7989 
              'ce' => 'register05rd_reg_ce',
7990 
              'clk' => 'sysgen_dut_to_register8_clk_x0',
7991 
              'clr' => 'sysgen_dut_to_register8_clr_x0',
7992 
              'i' => 'sysgen_dut_to_register8_data_in_x0',
7993 
              'o' => 'from_register10_data_out',
7994 
            },
7995 
            'entity' => {
7996 
              'attributes' => {
7997 
                'entityAlreadyNetlisted' => 1,
7998 
                'generics' => [
7999 
                  [
8000 
                    'width',
8001 
                    'integer',
8002 
                    32,
8003 
                  ],
8004 
                  [
8005 
                    'init_index',
8006 
                    'integer',
8007 
                    2,
8008 
                  ],
8009 
                  [
8010 
                    'init_value',
8011 
                    'bit_vector',
8012 
                    'b"00000000000000000000000000000000"',
8013 
                  ],
8014 
                  [
8015 
                    'latency',
8016 
                    'integer',
8017 
                    1,
8018 
                  ],
8019 
                ],
8020 
              },
8021 
              'entityName' => 'synth_reg_w_init',
8022 
              'ports' => {
8023 
                'ce' => {
8024 
                  'direction' => 'in',
8025 
                  'hdlType' => 'std_logic',
8026 
                  'width' => 1,
8027 
                },
8028 
                'clk' => {
8029 
                  'direction' => 'in',
8030 
                  'hdlType' => 'std_logic',
8031 
                  'width' => 1,
8032 
                },
8033 
                'clr' => {
8034 
                  'direction' => 'in',
8035 
                  'hdlType' => 'std_logic',
8036 
                  'width' => 1,
8037 
                },
8038 
                'i' => {
8039 
                  'direction' => 'in',
8040 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8041 
                  'width' => 32,
8042 
                },
8043 
                'o' => {
8044 
                  'direction' => 'out',
8045 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8046 
                  'width' => 32,
8047 
                },
8048 
              },
8049 
            },
8050 
            'entityName' => 'synth_reg_w_init',
8051 
          },
8052 
          'register05rd_ce_and2_comp' => {
8053 
            'connections' => {
8054 
              'a' => 'sysgen_dut_to_register8_ce_x0',
8055 
              'b' => 'sysgen_dut_to_register8_en_x0',
8056 
              'dout' => 'register05rd_reg_ce',
8057 
            },
8058 
            'entity' => {
8059 
              'attributes' => {
8060 
                'entityAlreadyNetlisted' => 1,
8061 
              },
8062 
              'entityName' => 'xland2',
8063 
              'ports' => {
8064 
                'a' => {
8065 
                  'direction' => 'in',
8066 
                  'hdlType' => 'std_logic',
8067 
                  'width' => 1,
8068 
                },
8069 
                'b' => {
8070 
                  'direction' => 'in',
8071 
                  'hdlType' => 'std_logic',
8072 
                  'width' => 1,
8073 
                },
8074 
                'dout' => {
8075 
                  'direction' => 'out',
8076 
                  'hdlType' => 'std_logic',
8077 
                  'width' => 1,
8078 
                },
8079 
              },
8080 
            },
8081 
            'entityName' => 'xland2',
8082 
          },
8083 
          'register05rv' => {
8084 
            'connections' => {
8085 
              'ce' => 'register05rv_reg_ce',
8086 
              'clk' => 'sysgen_dut_to_register10_clk_x0',
8087 
              'clr' => 'sysgen_dut_to_register10_clr_x0',
8088 
              'i' => 'sysgen_dut_to_register10_data_in_x0',
8089 
              'o' => 'from_register9_data_out',
8090 
            },
8091 
            'entity' => {
8092 
              'attributes' => {
8093 
                'entityAlreadyNetlisted' => 1,
8094 
                'generics' => [
8095 
                  [
8096 
                    'width',
8097 
                    'integer',
8098 
                    1,
8099 
                  ],
8100 
                  [
8101 
                    'init_index',
8102 
                    'integer',
8103 
                    2,
8104 
                  ],
8105 
                  [
8106 
                    'init_value',
8107 
                    'bit_vector',
8108 
                    'b"0"',
8109 
                  ],
8110 
                  [
8111 
                    'latency',
8112 
                    'integer',
8113 
                    1,
8114 
                  ],
8115 
                ],
8116 
              },
8117 
              'entityName' => 'synth_reg_w_init',
8118 
              'ports' => {
8119 
                'ce' => {
8120 
                  'direction' => 'in',
8121 
                  'hdlType' => 'std_logic',
8122 
                  'width' => 1,
8123 
                },
8124 
                'clk' => {
8125 
                  'direction' => 'in',
8126 
                  'hdlType' => 'std_logic',
8127 
                  'width' => 1,
8128 
                },
8129 
                'clr' => {
8130 
                  'direction' => 'in',
8131 
                  'hdlType' => 'std_logic',
8132 
                  'width' => 1,
8133 
                },
8134 
                'i' => {
8135 
                  'direction' => 'in',
8136 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8137 
                  'width' => 1,
8138 
                },
8139 
                'o' => {
8140 
                  'direction' => 'out',
8141 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8142 
                  'width' => 1,
8143 
                },
8144 
              },
8145 
            },
8146 
            'entityName' => 'synth_reg_w_init',
8147 
          },
8148 
          'register05rv_ce_and2_comp' => {
8149 
            'connections' => {
8150 
              'a' => 'sysgen_dut_to_register10_ce_x0',
8151 
              'b' => 'sysgen_dut_to_register10_en_x0',
8152 
              'dout' => 'register05rv_reg_ce',
8153 
            },
8154 
            'entity' => {
8155 
              'attributes' => {
8156 
                'entityAlreadyNetlisted' => 1,
8157 
              },
8158 
              'entityName' => 'xland2',
8159 
              'ports' => {
8160 
                'a' => {
8161 
                  'direction' => 'in',
8162 
                  'hdlType' => 'std_logic',
8163 
                  'width' => 1,
8164 
                },
8165 
                'b' => {
8166 
                  'direction' => 'in',
8167 
                  'hdlType' => 'std_logic',
8168 
                  'width' => 1,
8169 
                },
8170 
                'dout' => {
8171 
                  'direction' => 'out',
8172 
                  'hdlType' => 'std_logic',
8173 
                  'width' => 1,
8174 
                },
8175 
              },
8176 
            },
8177 
            'entityName' => 'xland2',
8178 
          },
8179 
          'register05td' => {
8180 
            'connections' => {
8181 
              'ce' => 'register05td_reg_ce',
8182 
              'clk' => 'sysgen_dut_to_register13_clk',
8183 
              'clr' => 'sysgen_dut_to_register13_clr',
8184 
              'i' => 'sysgen_dut_to_register13_data_in',
8185 
              'o' => 'from_register11_data_out_x0',
8186 
            },
8187 
            'entity' => {
8188 
              'attributes' => {
8189 
                'entityAlreadyNetlisted' => 1,
8190 
                'generics' => [
8191 
                  [
8192 
                    'width',
8193 
                    'integer',
8194 
                    32,
8195 
                  ],
8196 
                  [
8197 
                    'init_index',
8198 
                    'integer',
8199 
                    2,
8200 
                  ],
8201 
                  [
8202 
                    'init_value',
8203 
                    'bit_vector',
8204 
                    'b"00000000000000000000000000000000"',
8205 
                  ],
8206 
                  [
8207 
                    'latency',
8208 
                    'integer',
8209 
                    1,
8210 
                  ],
8211 
                ],
8212 
              },
8213 
              'entityName' => 'synth_reg_w_init',
8214 
              'ports' => {
8215 
                'ce' => {
8216 
                  'direction' => 'in',
8217 
                  'hdlType' => 'std_logic',
8218 
                  'width' => 1,
8219 
                },
8220 
                'clk' => {
8221 
                  'direction' => 'in',
8222 
                  'hdlType' => 'std_logic',
8223 
                  'width' => 1,
8224 
                },
8225 
                'clr' => {
8226 
                  'direction' => 'in',
8227 
                  'hdlType' => 'std_logic',
8228 
                  'width' => 1,
8229 
                },
8230 
                'i' => {
8231 
                  'direction' => 'in',
8232 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8233 
                  'width' => 32,
8234 
                },
8235 
                'o' => {
8236 
                  'direction' => 'out',
8237 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8238 
                  'width' => 32,
8239 
                },
8240 
              },
8241 
            },
8242 
            'entityName' => 'synth_reg_w_init',
8243 
          },
8244 
          'register05td_ce_and2_comp' => {
8245 
            'connections' => {
8246 
              'a' => 'sysgen_dut_to_register13_ce',
8247 
              'b' => 'sysgen_dut_to_register13_en',
8248 
              'dout' => 'register05td_reg_ce',
8249 
            },
8250 
            'entity' => {
8251 
              'attributes' => {
8252 
                'entityAlreadyNetlisted' => 1,
8253 
              },
8254 
              'entityName' => 'xland2',
8255 
              'ports' => {
8256 
                'a' => {
8257 
                  'direction' => 'in',
8258 
                  'hdlType' => 'std_logic',
8259 
                  'width' => 1,
8260 
                },
8261 
                'b' => {
8262 
                  'direction' => 'in',
8263 
                  'hdlType' => 'std_logic',
8264 
                  'width' => 1,
8265 
                },
8266 
                'dout' => {
8267 
                  'direction' => 'out',
8268 
                  'hdlType' => 'std_logic',
8269 
                  'width' => 1,
8270 
                },
8271 
              },
8272 
            },
8273 
            'entityName' => 'xland2',
8274 
          },
8275 
          'register05tv' => {
8276 
            'connections' => {
8277 
              'ce' => 'register05tv_reg_ce',
8278 
              'clk' => 'sysgen_dut_to_register12_clk',
8279 
              'clr' => 'sysgen_dut_to_register12_clr',
8280 
              'i' => 'sysgen_dut_to_register12_data_in',
8281 
              'o' => 'from_register12_data_out_x0',
8282 
            },
8283 
            'entity' => {
8284 
              'attributes' => {
8285 
                'entityAlreadyNetlisted' => 1,
8286 
                'generics' => [
8287 
                  [
8288 
                    'width',
8289 
                    'integer',
8290 
                    1,
8291 
                  ],
8292 
                  [
8293 
                    'init_index',
8294 
                    'integer',
8295 
                    2,
8296 
                  ],
8297 
                  [
8298 
                    'init_value',
8299 
                    'bit_vector',
8300 
                    'b"0"',
8301 
                  ],
8302 
                  [
8303 
                    'latency',
8304 
                    'integer',
8305 
                    1,
8306 
                  ],
8307 
                ],
8308 
              },
8309 
              'entityName' => 'synth_reg_w_init',
8310 
              'ports' => {
8311 
                'ce' => {
8312 
                  'direction' => 'in',
8313 
                  'hdlType' => 'std_logic',
8314 
                  'width' => 1,
8315 
                },
8316 
                'clk' => {
8317 
                  'direction' => 'in',
8318 
                  'hdlType' => 'std_logic',
8319 
                  'width' => 1,
8320 
                },
8321 
                'clr' => {
8322 
                  'direction' => 'in',
8323 
                  'hdlType' => 'std_logic',
8324 
                  'width' => 1,
8325 
                },
8326 
                'i' => {
8327 
                  'direction' => 'in',
8328 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8329 
                  'width' => 1,
8330 
                },
8331 
                'o' => {
8332 
                  'direction' => 'out',
8333 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8334 
                  'width' => 1,
8335 
                },
8336 
              },
8337 
            },
8338 
            'entityName' => 'synth_reg_w_init',
8339 
          },
8340 
          'register05tv_ce_and2_comp' => {
8341 
            'connections' => {
8342 
              'a' => 'sysgen_dut_to_register12_ce',
8343 
              'b' => 'sysgen_dut_to_register12_en',
8344 
              'dout' => 'register05tv_reg_ce',
8345 
            },
8346 
            'entity' => {
8347 
              'attributes' => {
8348 
                'entityAlreadyNetlisted' => 1,
8349 
              },
8350 
              'entityName' => 'xland2',
8351 
              'ports' => {
8352 
                'a' => {
8353 
                  'direction' => 'in',
8354 
                  'hdlType' => 'std_logic',
8355 
                  'width' => 1,
8356 
                },
8357 
                'b' => {
8358 
                  'direction' => 'in',
8359 
                  'hdlType' => 'std_logic',
8360 
                  'width' => 1,
8361 
                },
8362 
                'dout' => {
8363 
                  'direction' => 'out',
8364 
                  'hdlType' => 'std_logic',
8365 
                  'width' => 1,
8366 
                },
8367 
              },
8368 
            },
8369 
            'entityName' => 'xland2',
8370 
          },
8371 
          'register06rd' => {
8372 
            'connections' => {
8373 
              'ce' => 'register06rd_reg_ce',
8374 
              'clk' => 'sysgen_dut_to_register9_clk_x0',
8375 
              'clr' => 'sysgen_dut_to_register9_clr_x0',
8376 
              'i' => 'sysgen_dut_to_register9_data_in_x0',
8377 
              'o' => 'from_register11_data_out',
8378 
            },
8379 
            'entity' => {
8380 
              'attributes' => {
8381 
                'entityAlreadyNetlisted' => 1,
8382 
                'generics' => [
8383 
                  [
8384 
                    'width',
8385 
                    'integer',
8386 
                    32,
8387 
                  ],
8388 
                  [
8389 
                    'init_index',
8390 
                    'integer',
8391 
                    2,
8392 
                  ],
8393 
                  [
8394 
                    'init_value',
8395 
                    'bit_vector',
8396 
                    'b"00000000000000000000000000000000"',
8397 
                  ],
8398 
                  [
8399 
                    'latency',
8400 
                    'integer',
8401 
                    1,
8402 
                  ],
8403 
                ],
8404 
              },
8405 
              'entityName' => 'synth_reg_w_init',
8406 
              'ports' => {
8407 
                'ce' => {
8408 
                  'direction' => 'in',
8409 
                  'hdlType' => 'std_logic',
8410 
                  'width' => 1,
8411 
                },
8412 
                'clk' => {
8413 
                  'direction' => 'in',
8414 
                  'hdlType' => 'std_logic',
8415 
                  'width' => 1,
8416 
                },
8417 
                'clr' => {
8418 
                  'direction' => 'in',
8419 
                  'hdlType' => 'std_logic',
8420 
                  'width' => 1,
8421 
                },
8422 
                'i' => {
8423 
                  'direction' => 'in',
8424 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8425 
                  'width' => 32,
8426 
                },
8427 
                'o' => {
8428 
                  'direction' => 'out',
8429 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8430 
                  'width' => 32,
8431 
                },
8432 
              },
8433 
            },
8434 
            'entityName' => 'synth_reg_w_init',
8435 
          },
8436 
          'register06rd_ce_and2_comp' => {
8437 
            'connections' => {
8438 
              'a' => 'sysgen_dut_to_register9_ce_x0',
8439 
              'b' => 'sysgen_dut_to_register9_en_x0',
8440 
              'dout' => 'register06rd_reg_ce',
8441 
            },
8442 
            'entity' => {
8443 
              'attributes' => {
8444 
                'entityAlreadyNetlisted' => 1,
8445 
              },
8446 
              'entityName' => 'xland2',
8447 
              'ports' => {
8448 
                'a' => {
8449 
                  'direction' => 'in',
8450 
                  'hdlType' => 'std_logic',
8451 
                  'width' => 1,
8452 
                },
8453 
                'b' => {
8454 
                  'direction' => 'in',
8455 
                  'hdlType' => 'std_logic',
8456 
                  'width' => 1,
8457 
                },
8458 
                'dout' => {
8459 
                  'direction' => 'out',
8460 
                  'hdlType' => 'std_logic',
8461 
                  'width' => 1,
8462 
                },
8463 
              },
8464 
            },
8465 
            'entityName' => 'xland2',
8466 
          },
8467 
          'register06rv' => {
8468 
            'connections' => {
8469 
              'ce' => 'register06rv_reg_ce',
8470 
              'clk' => 'sysgen_dut_to_register11_clk_x0',
8471 
              'clr' => 'sysgen_dut_to_register11_clr_x0',
8472 
              'i' => 'sysgen_dut_to_register11_data_in_x0',
8473 
              'o' => 'from_register12_data_out',
8474 
            },
8475 
            'entity' => {
8476 
              'attributes' => {
8477 
                'entityAlreadyNetlisted' => 1,
8478 
                'generics' => [
8479 
                  [
8480 
                    'width',
8481 
                    'integer',
8482 
                    1,
8483 
                  ],
8484 
                  [
8485 
                    'init_index',
8486 
                    'integer',
8487 
                    2,
8488 
                  ],
8489 
                  [
8490 
                    'init_value',
8491 
                    'bit_vector',
8492 
                    'b"0"',
8493 
                  ],
8494 
                  [
8495 
                    'latency',
8496 
                    'integer',
8497 
                    1,
8498 
                  ],
8499 
                ],
8500 
              },
8501 
              'entityName' => 'synth_reg_w_init',
8502 
              'ports' => {
8503 
                'ce' => {
8504 
                  'direction' => 'in',
8505 
                  'hdlType' => 'std_logic',
8506 
                  'width' => 1,
8507 
                },
8508 
                'clk' => {
8509 
                  'direction' => 'in',
8510 
                  'hdlType' => 'std_logic',
8511 
                  'width' => 1,
8512 
                },
8513 
                'clr' => {
8514 
                  'direction' => 'in',
8515 
                  'hdlType' => 'std_logic',
8516 
                  'width' => 1,
8517 
                },
8518 
                'i' => {
8519 
                  'direction' => 'in',
8520 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8521 
                  'width' => 1,
8522 
                },
8523 
                'o' => {
8524 
                  'direction' => 'out',
8525 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8526 
                  'width' => 1,
8527 
                },
8528 
              },
8529 
            },
8530 
            'entityName' => 'synth_reg_w_init',
8531 
          },
8532 
          'register06rv_ce_and2_comp' => {
8533 
            'connections' => {
8534 
              'a' => 'sysgen_dut_to_register11_ce_x0',
8535 
              'b' => 'sysgen_dut_to_register11_en_x0',
8536 
              'dout' => 'register06rv_reg_ce',
8537 
            },
8538 
            'entity' => {
8539 
              'attributes' => {
8540 
                'entityAlreadyNetlisted' => 1,
8541 
              },
8542 
              'entityName' => 'xland2',
8543 
              'ports' => {
8544 
                'a' => {
8545 
                  'direction' => 'in',
8546 
                  'hdlType' => 'std_logic',
8547 
                  'width' => 1,
8548 
                },
8549 
                'b' => {
8550 
                  'direction' => 'in',
8551 
                  'hdlType' => 'std_logic',
8552 
                  'width' => 1,
8553 
                },
8554 
                'dout' => {
8555 
                  'direction' => 'out',
8556 
                  'hdlType' => 'std_logic',
8557 
                  'width' => 1,
8558 
                },
8559 
              },
8560 
            },
8561 
            'entityName' => 'xland2',
8562 
          },
8563 
          'register06td' => {
8564 
            'connections' => {
8565 
              'ce' => 'register06td_reg_ce',
8566 
              'clk' => 'sysgen_dut_to_register15_clk',
8567 
              'clr' => 'sysgen_dut_to_register15_clr',
8568 
              'i' => 'sysgen_dut_to_register15_data_in',
8569 
              'o' => 'from_register13_data_out_x0',
8570 
            },
8571 
            'entity' => {
8572 
              'attributes' => {
8573 
                'entityAlreadyNetlisted' => 1,
8574 
                'generics' => [
8575 
                  [
8576 
                    'width',
8577 
                    'integer',
8578 
                    32,
8579 
                  ],
8580 
                  [
8581 
                    'init_index',
8582 
                    'integer',
8583 
                    2,
8584 
                  ],
8585 
                  [
8586 
                    'init_value',
8587 
                    'bit_vector',
8588 
                    'b"00000000000000000000000000000000"',
8589 
                  ],
8590 
                  [
8591 
                    'latency',
8592 
                    'integer',
8593 
                    1,
8594 
                  ],
8595 
                ],
8596 
              },
8597 
              'entityName' => 'synth_reg_w_init',
8598 
              'ports' => {
8599 
                'ce' => {
8600 
                  'direction' => 'in',
8601 
                  'hdlType' => 'std_logic',
8602 
                  'width' => 1,
8603 
                },
8604 
                'clk' => {
8605 
                  'direction' => 'in',
8606 
                  'hdlType' => 'std_logic',
8607 
                  'width' => 1,
8608 
                },
8609 
                'clr' => {
8610 
                  'direction' => 'in',
8611 
                  'hdlType' => 'std_logic',
8612 
                  'width' => 1,
8613 
                },
8614 
                'i' => {
8615 
                  'direction' => 'in',
8616 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8617 
                  'width' => 32,
8618 
                },
8619 
                'o' => {
8620 
                  'direction' => 'out',
8621 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8622 
                  'width' => 32,
8623 
                },
8624 
              },
8625 
            },
8626 
            'entityName' => 'synth_reg_w_init',
8627 
          },
8628 
          'register06td_ce_and2_comp' => {
8629 
            'connections' => {
8630 
              'a' => 'sysgen_dut_to_register15_ce',
8631 
              'b' => 'sysgen_dut_to_register15_en',
8632 
              'dout' => 'register06td_reg_ce',
8633 
            },
8634 
            'entity' => {
8635 
              'attributes' => {
8636 
                'entityAlreadyNetlisted' => 1,
8637 
              },
8638 
              'entityName' => 'xland2',
8639 
              'ports' => {
8640 
                'a' => {
8641 
                  'direction' => 'in',
8642 
                  'hdlType' => 'std_logic',
8643 
                  'width' => 1,
8644 
                },
8645 
                'b' => {
8646 
                  'direction' => 'in',
8647 
                  'hdlType' => 'std_logic',
8648 
                  'width' => 1,
8649 
                },
8650 
                'dout' => {
8651 
                  'direction' => 'out',
8652 
                  'hdlType' => 'std_logic',
8653 
                  'width' => 1,
8654 
                },
8655 
              },
8656 
            },
8657 
            'entityName' => 'xland2',
8658 
          },
8659 
          'register06tv' => {
8660 
            'connections' => {
8661 
              'ce' => 'register06tv_reg_ce',
8662 
              'clk' => 'sysgen_dut_to_register14_clk',
8663 
              'clr' => 'sysgen_dut_to_register14_clr',
8664 
              'i' => 'sysgen_dut_to_register14_data_in',
8665 
              'o' => 'from_register14_data_out_x0',
8666 
            },
8667 
            'entity' => {
8668 
              'attributes' => {
8669 
                'entityAlreadyNetlisted' => 1,
8670 
                'generics' => [
8671 
                  [
8672 
                    'width',
8673 
                    'integer',
8674 
                    1,
8675 
                  ],
8676 
                  [
8677 
                    'init_index',
8678 
                    'integer',
8679 
                    2,
8680 
                  ],
8681 
                  [
8682 
                    'init_value',
8683 
                    'bit_vector',
8684 
                    'b"0"',
8685 
                  ],
8686 
                  [
8687 
                    'latency',
8688 
                    'integer',
8689 
                    1,
8690 
                  ],
8691 
                ],
8692 
              },
8693 
              'entityName' => 'synth_reg_w_init',
8694 
              'ports' => {
8695 
                'ce' => {
8696 
                  'direction' => 'in',
8697 
                  'hdlType' => 'std_logic',
8698 
                  'width' => 1,
8699 
                },
8700 
                'clk' => {
8701 
                  'direction' => 'in',
8702 
                  'hdlType' => 'std_logic',
8703 
                  'width' => 1,
8704 
                },
8705 
                'clr' => {
8706 
                  'direction' => 'in',
8707 
                  'hdlType' => 'std_logic',
8708 
                  'width' => 1,
8709 
                },
8710 
                'i' => {
8711 
                  'direction' => 'in',
8712 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8713 
                  'width' => 1,
8714 
                },
8715 
                'o' => {
8716 
                  'direction' => 'out',
8717 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8718 
                  'width' => 1,
8719 
                },
8720 
              },
8721 
            },
8722 
            'entityName' => 'synth_reg_w_init',
8723 
          },
8724 
          'register06tv_ce_and2_comp' => {
8725 
            'connections' => {
8726 
              'a' => 'sysgen_dut_to_register14_ce',
8727 
              'b' => 'sysgen_dut_to_register14_en',
8728 
              'dout' => 'register06tv_reg_ce',
8729 
            },
8730 
            'entity' => {
8731 
              'attributes' => {
8732 
                'entityAlreadyNetlisted' => 1,
8733 
              },
8734 
              'entityName' => 'xland2',
8735 
              'ports' => {
8736 
                'a' => {
8737 
                  'direction' => 'in',
8738 
                  'hdlType' => 'std_logic',
8739 
                  'width' => 1,
8740 
                },
8741 
                'b' => {
8742 
                  'direction' => 'in',
8743 
                  'hdlType' => 'std_logic',
8744 
                  'width' => 1,
8745 
                },
8746 
                'dout' => {
8747 
                  'direction' => 'out',
8748 
                  'hdlType' => 'std_logic',
8749 
                  'width' => 1,
8750 
                },
8751 
              },
8752 
            },
8753 
            'entityName' => 'xland2',
8754 
          },
8755 
          'register07rd' => {
8756 
            'connections' => {
8757 
              'ce' => 'register07rd_reg_ce',
8758 
              'clk' => 'sysgen_dut_to_register13_clk_x0',
8759 
              'clr' => 'sysgen_dut_to_register13_clr_x0',
8760 
              'i' => 'sysgen_dut_to_register13_data_in_x0',
8761 
              'o' => 'from_register13_data_out',
8762 
            },
8763 
            'entity' => {
8764 
              'attributes' => {
8765 
                'entityAlreadyNetlisted' => 1,
8766 
                'generics' => [
8767 
                  [
8768 
                    'width',
8769 
                    'integer',
8770 
                    32,
8771 
                  ],
8772 
                  [
8773 
                    'init_index',
8774 
                    'integer',
8775 
                    2,
8776 
                  ],
8777 
                  [
8778 
                    'init_value',
8779 
                    'bit_vector',
8780 
                    'b"00000000000000000000000000000000"',
8781 
                  ],
8782 
                  [
8783 
                    'latency',
8784 
                    'integer',
8785 
                    1,
8786 
                  ],
8787 
                ],
8788 
              },
8789 
              'entityName' => 'synth_reg_w_init',
8790 
              'ports' => {
8791 
                'ce' => {
8792 
                  'direction' => 'in',
8793 
                  'hdlType' => 'std_logic',
8794 
                  'width' => 1,
8795 
                },
8796 
                'clk' => {
8797 
                  'direction' => 'in',
8798 
                  'hdlType' => 'std_logic',
8799 
                  'width' => 1,
8800 
                },
8801 
                'clr' => {
8802 
                  'direction' => 'in',
8803 
                  'hdlType' => 'std_logic',
8804 
                  'width' => 1,
8805 
                },
8806 
                'i' => {
8807 
                  'direction' => 'in',
8808 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8809 
                  'width' => 32,
8810 
                },
8811 
                'o' => {
8812 
                  'direction' => 'out',
8813 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8814 
                  'width' => 32,
8815 
                },
8816 
              },
8817 
            },
8818 
            'entityName' => 'synth_reg_w_init',
8819 
          },
8820 
          'register07rd_ce_and2_comp' => {
8821 
            'connections' => {
8822 
              'a' => 'sysgen_dut_to_register13_ce_x0',
8823 
              'b' => 'sysgen_dut_to_register13_en_x0',
8824 
              'dout' => 'register07rd_reg_ce',
8825 
            },
8826 
            'entity' => {
8827 
              'attributes' => {
8828 
                'entityAlreadyNetlisted' => 1,
8829 
              },
8830 
              'entityName' => 'xland2',
8831 
              'ports' => {
8832 
                'a' => {
8833 
                  'direction' => 'in',
8834 
                  'hdlType' => 'std_logic',
8835 
                  'width' => 1,
8836 
                },
8837 
                'b' => {
8838 
                  'direction' => 'in',
8839 
                  'hdlType' => 'std_logic',
8840 
                  'width' => 1,
8841 
                },
8842 
                'dout' => {
8843 
                  'direction' => 'out',
8844 
                  'hdlType' => 'std_logic',
8845 
                  'width' => 1,
8846 
                },
8847 
              },
8848 
            },
8849 
            'entityName' => 'xland2',
8850 
          },
8851 
          'register07rv' => {
8852 
            'connections' => {
8853 
              'ce' => 'register07rv_reg_ce',
8854 
              'clk' => 'sysgen_dut_to_register12_clk_x0',
8855 
              'clr' => 'sysgen_dut_to_register12_clr_x0',
8856 
              'i' => 'sysgen_dut_to_register12_data_in_x0',
8857 
              'o' => 'from_register14_data_out',
8858 
            },
8859 
            'entity' => {
8860 
              'attributes' => {
8861 
                'entityAlreadyNetlisted' => 1,
8862 
                'generics' => [
8863 
                  [
8864 
                    'width',
8865 
                    'integer',
8866 
                    1,
8867 
                  ],
8868 
                  [
8869 
                    'init_index',
8870 
                    'integer',
8871 
                    2,
8872 
                  ],
8873 
                  [
8874 
                    'init_value',
8875 
                    'bit_vector',
8876 
                    'b"0"',
8877 
                  ],
8878 
                  [
8879 
                    'latency',
8880 
                    'integer',
8881 
                    1,
8882 
                  ],
8883 
                ],
8884 
              },
8885 
              'entityName' => 'synth_reg_w_init',
8886 
              'ports' => {
8887 
                'ce' => {
8888 
                  'direction' => 'in',
8889 
                  'hdlType' => 'std_logic',
8890 
                  'width' => 1,
8891 
                },
8892 
                'clk' => {
8893 
                  'direction' => 'in',
8894 
                  'hdlType' => 'std_logic',
8895 
                  'width' => 1,
8896 
                },
8897 
                'clr' => {
8898 
                  'direction' => 'in',
8899 
                  'hdlType' => 'std_logic',
8900 
                  'width' => 1,
8901 
                },
8902 
                'i' => {
8903 
                  'direction' => 'in',
8904 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8905 
                  'width' => 1,
8906 
                },
8907 
                'o' => {
8908 
                  'direction' => 'out',
8909 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8910 
                  'width' => 1,
8911 
                },
8912 
              },
8913 
            },
8914 
            'entityName' => 'synth_reg_w_init',
8915 
          },
8916 
          'register07rv_ce_and2_comp' => {
8917 
            'connections' => {
8918 
              'a' => 'sysgen_dut_to_register12_ce_x0',
8919 
              'b' => 'sysgen_dut_to_register12_en_x0',
8920 
              'dout' => 'register07rv_reg_ce',
8921 
            },
8922 
            'entity' => {
8923 
              'attributes' => {
8924 
                'entityAlreadyNetlisted' => 1,
8925 
              },
8926 
              'entityName' => 'xland2',
8927 
              'ports' => {
8928 
                'a' => {
8929 
                  'direction' => 'in',
8930 
                  'hdlType' => 'std_logic',
8931 
                  'width' => 1,
8932 
                },
8933 
                'b' => {
8934 
                  'direction' => 'in',
8935 
                  'hdlType' => 'std_logic',
8936 
                  'width' => 1,
8937 
                },
8938 
                'dout' => {
8939 
                  'direction' => 'out',
8940 
                  'hdlType' => 'std_logic',
8941 
                  'width' => 1,
8942 
                },
8943 
              },
8944 
            },
8945 
            'entityName' => 'xland2',
8946 
          },
8947 
          'register07td' => {
8948 
            'connections' => {
8949 
              'ce' => 'register07td_reg_ce',
8950 
              'clk' => 'sysgen_dut_to_register17_clk',
8951 
              'clr' => 'sysgen_dut_to_register17_clr',
8952 
              'i' => 'sysgen_dut_to_register17_data_in',
8953 
              'o' => 'from_register17_data_out_x0',
8954 
            },
8955 
            'entity' => {
8956 
              'attributes' => {
8957 
                'entityAlreadyNetlisted' => 1,
8958 
                'generics' => [
8959 
                  [
8960 
                    'width',
8961 
                    'integer',
8962 
                    32,
8963 
                  ],
8964 
                  [
8965 
                    'init_index',
8966 
                    'integer',
8967 
                    2,
8968 
                  ],
8969 
                  [
8970 
                    'init_value',
8971 
                    'bit_vector',
8972 
                    'b"00000000000000000000000000000000"',
8973 
                  ],
8974 
                  [
8975 
                    'latency',
8976 
                    'integer',
8977 
                    1,
8978 
                  ],
8979 
                ],
8980 
              },
8981 
              'entityName' => 'synth_reg_w_init',
8982 
              'ports' => {
8983 
                'ce' => {
8984 
                  'direction' => 'in',
8985 
                  'hdlType' => 'std_logic',
8986 
                  'width' => 1,
8987 
                },
8988 
                'clk' => {
8989 
                  'direction' => 'in',
8990 
                  'hdlType' => 'std_logic',
8991 
                  'width' => 1,
8992 
                },
8993 
                'clr' => {
8994 
                  'direction' => 'in',
8995 
                  'hdlType' => 'std_logic',
8996 
                  'width' => 1,
8997 
                },
8998 
                'i' => {
8999 
                  'direction' => 'in',
9000 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9001 
                  'width' => 32,
9002 
                },
9003 
                'o' => {
9004 
                  'direction' => 'out',
9005 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9006 
                  'width' => 32,
9007 
                },
9008 
              },
9009 
            },
9010 
            'entityName' => 'synth_reg_w_init',
9011 
          },
9012 
          'register07td_ce_and2_comp' => {
9013 
            'connections' => {
9014 
              'a' => 'sysgen_dut_to_register17_ce',
9015 
              'b' => 'sysgen_dut_to_register17_en',
9016 
              'dout' => 'register07td_reg_ce',
9017 
            },
9018 
            'entity' => {
9019 
              'attributes' => {
9020 
                'entityAlreadyNetlisted' => 1,
9021 
              },
9022 
              'entityName' => 'xland2',
9023 
              'ports' => {
9024 
                'a' => {
9025 
                  'direction' => 'in',
9026 
                  'hdlType' => 'std_logic',
9027 
                  'width' => 1,
9028 
                },
9029 
                'b' => {
9030 
                  'direction' => 'in',
9031 
                  'hdlType' => 'std_logic',
9032 
                  'width' => 1,
9033 
                },
9034 
                'dout' => {
9035 
                  'direction' => 'out',
9036 
                  'hdlType' => 'std_logic',
9037 
                  'width' => 1,
9038 
                },
9039 
              },
9040 
            },
9041 
            'entityName' => 'xland2',
9042 
          },
9043 
          'register07tv' => {
9044 
            'connections' => {
9045 
              'ce' => 'register07tv_reg_ce',
9046 
              'clk' => 'sysgen_dut_to_register16_clk',
9047 
              'clr' => 'sysgen_dut_to_register16_clr',
9048 
              'i' => 'sysgen_dut_to_register16_data_in',
9049 
              'o' => 'from_register18_data_out_x0',
9050 
            },
9051 
            'entity' => {
9052 
              'attributes' => {
9053 
                'entityAlreadyNetlisted' => 1,
9054 
                'generics' => [
9055 
                  [
9056 
                    'width',
9057 
                    'integer',
9058 
                    1,
9059 
                  ],
9060 
                  [
9061 
                    'init_index',
9062 
                    'integer',
9063 
                    2,
9064 
                  ],
9065 
                  [
9066 
                    'init_value',
9067 
                    'bit_vector',
9068 
                    'b"0"',
9069 
                  ],
9070 
                  [
9071 
                    'latency',
9072 
                    'integer',
9073 
                    1,
9074 
                  ],
9075 
                ],
9076 
              },
9077 
              'entityName' => 'synth_reg_w_init',
9078 
              'ports' => {
9079 
                'ce' => {
9080 
                  'direction' => 'in',
9081 
                  'hdlType' => 'std_logic',
9082 
                  'width' => 1,
9083 
                },
9084 
                'clk' => {
9085 
                  'direction' => 'in',
9086 
                  'hdlType' => 'std_logic',
9087 
                  'width' => 1,
9088 
                },
9089 
                'clr' => {
9090 
                  'direction' => 'in',
9091 
                  'hdlType' => 'std_logic',
9092 
                  'width' => 1,
9093 
                },
9094 
                'i' => {
9095 
                  'direction' => 'in',
9096 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9097 
                  'width' => 1,
9098 
                },
9099 
                'o' => {
9100 
                  'direction' => 'out',
9101 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9102 
                  'width' => 1,
9103 
                },
9104 
              },
9105 
            },
9106 
            'entityName' => 'synth_reg_w_init',
9107 
          },
9108 
          'register07tv_ce_and2_comp' => {
9109 
            'connections' => {
9110 
              'a' => 'sysgen_dut_to_register16_ce',
9111 
              'b' => 'sysgen_dut_to_register16_en',
9112 
              'dout' => 'register07tv_reg_ce',
9113 
            },
9114 
            'entity' => {
9115 
              'attributes' => {
9116 
                'entityAlreadyNetlisted' => 1,
9117 
              },
9118 
              'entityName' => 'xland2',
9119 
              'ports' => {
9120 
                'a' => {
9121 
                  'direction' => 'in',
9122 
                  'hdlType' => 'std_logic',
9123 
                  'width' => 1,
9124 
                },
9125 
                'b' => {
9126 
                  'direction' => 'in',
9127 
                  'hdlType' => 'std_logic',
9128 
                  'width' => 1,
9129 
                },
9130 
                'dout' => {
9131 
                  'direction' => 'out',
9132 
                  'hdlType' => 'std_logic',
9133 
                  'width' => 1,
9134 
                },
9135 
              },
9136 
            },
9137 
            'entityName' => 'xland2',
9138 
          },
9139 
          'register08rd' => {
9140 
            'connections' => {
9141 
              'ce' => 'register08rd_reg_ce',
9142 
              'clk' => 'sysgen_dut_to_register15_clk_x0',
9143 
              'clr' => 'sysgen_dut_to_register15_clr_x0',
9144 
              'i' => 'sysgen_dut_to_register15_data_in_x0',
9145 
              'o' => 'from_register15_data_out',
9146 
            },
9147 
            'entity' => {
9148 
              'attributes' => {
9149 
                'entityAlreadyNetlisted' => 1,
9150 
                'generics' => [
9151 
                  [
9152 
                    'width',
9153 
                    'integer',
9154 
                    32,
9155 
                  ],
9156 
                  [
9157 
                    'init_index',
9158 
                    'integer',
9159 
                    2,
9160 
                  ],
9161 
                  [
9162 
                    'init_value',
9163 
                    'bit_vector',
9164 
                    'b"00000000000000000000000000000000"',
9165 
                  ],
9166 
                  [
9167 
                    'latency',
9168 
                    'integer',
9169 
                    1,
9170 
                  ],
9171 
                ],
9172 
              },
9173 
              'entityName' => 'synth_reg_w_init',
9174 
              'ports' => {
9175 
                'ce' => {
9176 
                  'direction' => 'in',
9177 
                  'hdlType' => 'std_logic',
9178 
                  'width' => 1,
9179 
                },
9180 
                'clk' => {
9181 
                  'direction' => 'in',
9182 
                  'hdlType' => 'std_logic',
9183 
                  'width' => 1,
9184 
                },
9185 
                'clr' => {
9186 
                  'direction' => 'in',
9187 
                  'hdlType' => 'std_logic',
9188 
                  'width' => 1,
9189 
                },
9190 
                'i' => {
9191 
                  'direction' => 'in',
9192 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9193 
                  'width' => 32,
9194 
                },
9195 
                'o' => {
9196 
                  'direction' => 'out',
9197 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9198 
                  'width' => 32,
9199 
                },
9200 
              },
9201 
            },
9202 
            'entityName' => 'synth_reg_w_init',
9203 
          },
9204 
          'register08rd_ce_and2_comp' => {
9205 
            'connections' => {
9206 
              'a' => 'sysgen_dut_to_register15_ce_x0',
9207 
              'b' => 'sysgen_dut_to_register15_en_x0',
9208 
              'dout' => 'register08rd_reg_ce',
9209 
            },
9210 
            'entity' => {
9211 
              'attributes' => {
9212 
                'entityAlreadyNetlisted' => 1,
9213 
              },
9214 
              'entityName' => 'xland2',
9215 
              'ports' => {
9216 
                'a' => {
9217 
                  'direction' => 'in',
9218 
                  'hdlType' => 'std_logic',
9219 
                  'width' => 1,
9220 
                },
9221 
                'b' => {
9222 
                  'direction' => 'in',
9223 
                  'hdlType' => 'std_logic',
9224 
                  'width' => 1,
9225 
                },
9226 
                'dout' => {
9227 
                  'direction' => 'out',
9228 
                  'hdlType' => 'std_logic',
9229 
                  'width' => 1,
9230 
                },
9231 
              },
9232 
            },
9233 
            'entityName' => 'xland2',
9234 
          },
9235 
          'register08rv' => {
9236 
            'connections' => {
9237 
              'ce' => 'register08rv_reg_ce',
9238 
              'clk' => 'sysgen_dut_to_register14_clk_x0',
9239 
              'clr' => 'sysgen_dut_to_register14_clr_x0',
9240 
              'i' => 'sysgen_dut_to_register14_data_in_x0',
9241 
              'o' => 'from_register16_data_out',
9242 
            },
9243 
            'entity' => {
9244 
              'attributes' => {
9245 
                'entityAlreadyNetlisted' => 1,
9246 
                'generics' => [
9247 
                  [
9248 
                    'width',
9249 
                    'integer',
9250 
                    1,
9251 
                  ],
9252 
                  [
9253 
                    'init_index',
9254 
                    'integer',
9255 
                    2,
9256 
                  ],
9257 
                  [
9258 
                    'init_value',
9259 
                    'bit_vector',
9260 
                    'b"0"',
9261 
                  ],
9262 
                  [
9263 
                    'latency',
9264 
                    'integer',
9265 
                    1,
9266 
                  ],
9267 
                ],
9268 
              },
9269 
              'entityName' => 'synth_reg_w_init',
9270 
              'ports' => {
9271 
                'ce' => {
9272 
                  'direction' => 'in',
9273 
                  'hdlType' => 'std_logic',
9274 
                  'width' => 1,
9275 
                },
9276 
                'clk' => {
9277 
                  'direction' => 'in',
9278 
                  'hdlType' => 'std_logic',
9279 
                  'width' => 1,
9280 
                },
9281 
                'clr' => {
9282 
                  'direction' => 'in',
9283 
                  'hdlType' => 'std_logic',
9284 
                  'width' => 1,
9285 
                },
9286 
                'i' => {
9287 
                  'direction' => 'in',
9288 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9289 
                  'width' => 1,
9290 
                },
9291 
                'o' => {
9292 
                  'direction' => 'out',
9293 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9294 
                  'width' => 1,
9295 
                },
9296 
              },
9297 
            },
9298 
            'entityName' => 'synth_reg_w_init',
9299 
          },
9300 
          'register08rv_ce_and2_comp' => {
9301 
            'connections' => {
9302 
              'a' => 'sysgen_dut_to_register14_ce_x0',
9303 
              'b' => 'sysgen_dut_to_register14_en_x0',
9304 
              'dout' => 'register08rv_reg_ce',
9305 
            },
9306 
            'entity' => {
9307 
              'attributes' => {
9308 
                'entityAlreadyNetlisted' => 1,
9309 
              },
9310 
              'entityName' => 'xland2',
9311 
              'ports' => {
9312 
                'a' => {
9313 
                  'direction' => 'in',
9314 
                  'hdlType' => 'std_logic',
9315 
                  'width' => 1,
9316 
                },
9317 
                'b' => {
9318 
                  'direction' => 'in',
9319 
                  'hdlType' => 'std_logic',
9320 
                  'width' => 1,
9321 
                },
9322 
                'dout' => {
9323 
                  'direction' => 'out',
9324 
                  'hdlType' => 'std_logic',
9325 
                  'width' => 1,
9326 
                },
9327 
              },
9328 
            },
9329 
            'entityName' => 'xland2',
9330 
          },
9331 
          'register08td' => {
9332 
            'connections' => {
9333 
              'ce' => 'register08td_reg_ce',
9334 
              'clk' => 'sysgen_dut_to_register26_clk',
9335 
              'clr' => 'sysgen_dut_to_register26_clr',
9336 
              'i' => 'sysgen_dut_to_register26_data_in',
9337 
              'o' => 'from_register20_data_out_x0',
9338 
            },
9339 
            'entity' => {
9340 
              'attributes' => {
9341 
                'entityAlreadyNetlisted' => 1,
9342 
                'generics' => [
9343 
                  [
9344 
                    'width',
9345 
                    'integer',
9346 
                    32,
9347 
                  ],
9348 
                  [
9349 
                    'init_index',
9350 
                    'integer',
9351 
                    2,
9352 
                  ],
9353 
                  [
9354 
                    'init_value',
9355 
                    'bit_vector',
9356 
                    'b"00000000000000000000000000000000"',
9357 
                  ],
9358 
                  [
9359 
                    'latency',
9360 
                    'integer',
9361 
                    1,
9362 
                  ],
9363 
                ],
9364 
              },
9365 
              'entityName' => 'synth_reg_w_init',
9366 
              'ports' => {
9367 
                'ce' => {
9368 
                  'direction' => 'in',
9369 
                  'hdlType' => 'std_logic',
9370 
                  'width' => 1,
9371 
                },
9372 
                'clk' => {
9373 
                  'direction' => 'in',
9374 
                  'hdlType' => 'std_logic',
9375 
                  'width' => 1,
9376 
                },
9377 
                'clr' => {
9378 
                  'direction' => 'in',
9379 
                  'hdlType' => 'std_logic',
9380 
                  'width' => 1,
9381 
                },
9382 
                'i' => {
9383 
                  'direction' => 'in',
9384 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9385 
                  'width' => 32,
9386 
                },
9387 
                'o' => {
9388 
                  'direction' => 'out',
9389 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9390 
                  'width' => 32,
9391 
                },
9392 
              },
9393 
            },
9394 
            'entityName' => 'synth_reg_w_init',
9395 
          },
9396 
          'register08td_ce_and2_comp' => {
9397 
            'connections' => {
9398 
              'a' => 'sysgen_dut_to_register26_ce',
9399 
              'b' => 'sysgen_dut_to_register26_en',
9400 
              'dout' => 'register08td_reg_ce',
9401 
            },
9402 
            'entity' => {
9403 
              'attributes' => {
9404 
                'entityAlreadyNetlisted' => 1,
9405 
              },
9406 
              'entityName' => 'xland2',
9407 
              'ports' => {
9408 
                'a' => {
9409 
                  'direction' => 'in',
9410 
                  'hdlType' => 'std_logic',
9411 
                  'width' => 1,
9412 
                },
9413 
                'b' => {
9414 
                  'direction' => 'in',
9415 
                  'hdlType' => 'std_logic',
9416 
                  'width' => 1,
9417 
                },
9418 
                'dout' => {
9419 
                  'direction' => 'out',
9420 
                  'hdlType' => 'std_logic',
9421 
                  'width' => 1,
9422 
                },
9423 
              },
9424 
            },
9425 
            'entityName' => 'xland2',
9426 
          },
9427 
          'register08tv' => {
9428 
            'connections' => {
9429 
              'ce' => 'register08tv_reg_ce',
9430 
              'clk' => 'sysgen_dut_to_register25_clk',
9431 
              'clr' => 'sysgen_dut_to_register25_clr',
9432 
              'i' => 'sysgen_dut_to_register25_data_in',
9433 
              'o' => 'from_register21_data_out_x0',
9434 
            },
9435 
            'entity' => {
9436 
              'attributes' => {
9437 
                'entityAlreadyNetlisted' => 1,
9438 
                'generics' => [
9439 
                  [
9440 
                    'width',
9441 
                    'integer',
9442 
                    1,
9443 
                  ],
9444 
                  [
9445 
                    'init_index',
9446 
                    'integer',
9447 
                    2,
9448 
                  ],
9449 
                  [
9450 
                    'init_value',
9451 
                    'bit_vector',
9452 
                    'b"0"',
9453 
                  ],
9454 
                  [
9455 
                    'latency',
9456 
                    'integer',
9457 
                    1,
9458 
                  ],
9459 
                ],
9460 
              },
9461 
              'entityName' => 'synth_reg_w_init',
9462 
              'ports' => {
9463 
                'ce' => {
9464 
                  'direction' => 'in',
9465 
                  'hdlType' => 'std_logic',
9466 
                  'width' => 1,
9467 
                },
9468 
                'clk' => {
9469 
                  'direction' => 'in',
9470 
                  'hdlType' => 'std_logic',
9471 
                  'width' => 1,
9472 
                },
9473 
                'clr' => {
9474 
                  'direction' => 'in',
9475 
                  'hdlType' => 'std_logic',
9476 
                  'width' => 1,
9477 
                },
9478 
                'i' => {
9479 
                  'direction' => 'in',
9480 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9481 
                  'width' => 1,
9482 
                },
9483 
                'o' => {
9484 
                  'direction' => 'out',
9485 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9486 
                  'width' => 1,
9487 
                },
9488 
              },
9489 
            },
9490 
            'entityName' => 'synth_reg_w_init',
9491 
          },
9492 
          'register08tv_ce_and2_comp' => {
9493 
            'connections' => {
9494 
              'a' => 'sysgen_dut_to_register25_ce',
9495 
              'b' => 'sysgen_dut_to_register25_en',
9496 
              'dout' => 'register08tv_reg_ce',
9497 
            },
9498 
            'entity' => {
9499 
              'attributes' => {
9500 
                'entityAlreadyNetlisted' => 1,
9501 
              },
9502 
              'entityName' => 'xland2',
9503 
              'ports' => {
9504 
                'a' => {
9505 
                  'direction' => 'in',
9506 
                  'hdlType' => 'std_logic',
9507 
                  'width' => 1,
9508 
                },
9509 
                'b' => {
9510 
                  'direction' => 'in',
9511 
                  'hdlType' => 'std_logic',
9512 
                  'width' => 1,
9513 
                },
9514 
                'dout' => {
9515 
                  'direction' => 'out',
9516 
                  'hdlType' => 'std_logic',
9517 
                  'width' => 1,
9518 
                },
9519 
              },
9520 
            },
9521 
            'entityName' => 'xland2',
9522 
          },
9523 
          'register09rd' => {
9524 
            'connections' => {
9525 
              'ce' => 'register09rd_reg_ce',
9526 
              'clk' => 'sysgen_dut_to_register17_clk_x0',
9527 
              'clr' => 'sysgen_dut_to_register17_clr_x0',
9528 
              'i' => 'sysgen_dut_to_register17_data_in_x0',
9529 
              'o' => 'from_register17_data_out',
9530 
            },
9531 
            'entity' => {
9532 
              'attributes' => {
9533 
                'entityAlreadyNetlisted' => 1,
9534 
                'generics' => [
9535 
                  [
9536 
                    'width',
9537 
                    'integer',
9538 
                    32,
9539 
                  ],
9540 
                  [
9541 
                    'init_index',
9542 
                    'integer',
9543 
                    2,
9544 
                  ],
9545 
                  [
9546 
                    'init_value',
9547 
                    'bit_vector',
9548 
                    'b"00000000000000000000000000000000"',
9549 
                  ],
9550 
                  [
9551 
                    'latency',
9552 
                    'integer',
9553 
                    1,
9554 
                  ],
9555 
                ],
9556 
              },
9557 
              'entityName' => 'synth_reg_w_init',
9558 
              'ports' => {
9559 
                'ce' => {
9560 
                  'direction' => 'in',
9561 
                  'hdlType' => 'std_logic',
9562 
                  'width' => 1,
9563 
                },
9564 
                'clk' => {
9565 
                  'direction' => 'in',
9566 
                  'hdlType' => 'std_logic',
9567 
                  'width' => 1,
9568 
                },
9569 
                'clr' => {
9570 
                  'direction' => 'in',
9571 
                  'hdlType' => 'std_logic',
9572 
                  'width' => 1,
9573 
                },
9574 
                'i' => {
9575 
                  'direction' => 'in',
9576 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9577 
                  'width' => 32,
9578 
                },
9579 
                'o' => {
9580 
                  'direction' => 'out',
9581 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9582 
                  'width' => 32,
9583 
                },
9584 
              },
9585 
            },
9586 
            'entityName' => 'synth_reg_w_init',
9587 
          },
9588 
          'register09rd_ce_and2_comp' => {
9589 
            'connections' => {
9590 
              'a' => 'sysgen_dut_to_register17_ce_x0',
9591 
              'b' => 'sysgen_dut_to_register17_en_x0',
9592 
              'dout' => 'register09rd_reg_ce',
9593 
            },
9594 
            'entity' => {
9595 
              'attributes' => {
9596 
                'entityAlreadyNetlisted' => 1,
9597 
              },
9598 
              'entityName' => 'xland2',
9599 
              'ports' => {
9600 
                'a' => {
9601 
                  'direction' => 'in',
9602 
                  'hdlType' => 'std_logic',
9603 
                  'width' => 1,
9604 
                },
9605 
                'b' => {
9606 
                  'direction' => 'in',
9607 
                  'hdlType' => 'std_logic',
9608 
                  'width' => 1,
9609 
                },
9610 
                'dout' => {
9611 
                  'direction' => 'out',
9612 
                  'hdlType' => 'std_logic',
9613 
                  'width' => 1,
9614 
                },
9615 
              },
9616 
            },
9617 
            'entityName' => 'xland2',
9618 
          },
9619 
          'register09rv' => {
9620 
            'connections' => {
9621 
              'ce' => 'register09rv_reg_ce',
9622 
              'clk' => 'sysgen_dut_to_register16_clk_x0',
9623 
              'clr' => 'sysgen_dut_to_register16_clr_x0',
9624 
              'i' => 'sysgen_dut_to_register16_data_in_x0',
9625 
              'o' => 'from_register18_data_out',
9626 
            },
9627 
            'entity' => {
9628 
              'attributes' => {
9629 
                'entityAlreadyNetlisted' => 1,
9630 
                'generics' => [
9631 
                  [
9632 
                    'width',
9633 
                    'integer',
9634 
                    1,
9635 
                  ],
9636 
                  [
9637 
                    'init_index',
9638 
                    'integer',
9639 
                    2,
9640 
                  ],
9641 
                  [
9642 
                    'init_value',
9643 
                    'bit_vector',
9644 
                    'b"0"',
9645 
                  ],
9646 
                  [
9647 
                    'latency',
9648 
                    'integer',
9649 
                    1,
9650 
                  ],
9651 
                ],
9652 
              },
9653 
              'entityName' => 'synth_reg_w_init',
9654 
              'ports' => {
9655 
                'ce' => {
9656 
                  'direction' => 'in',
9657 
                  'hdlType' => 'std_logic',
9658 
                  'width' => 1,
9659 
                },
9660 
                'clk' => {
9661 
                  'direction' => 'in',
9662 
                  'hdlType' => 'std_logic',
9663 
                  'width' => 1,
9664 
                },
9665 
                'clr' => {
9666 
                  'direction' => 'in',
9667 
                  'hdlType' => 'std_logic',
9668 
                  'width' => 1,
9669 
                },
9670 
                'i' => {
9671 
                  'direction' => 'in',
9672 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9673 
                  'width' => 1,
9674 
                },
9675 
                'o' => {
9676 
                  'direction' => 'out',
9677 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9678 
                  'width' => 1,
9679 
                },
9680 
              },
9681 
            },
9682 
            'entityName' => 'synth_reg_w_init',
9683 
          },
9684 
          'register09rv_ce_and2_comp' => {
9685 
            'connections' => {
9686 
              'a' => 'sysgen_dut_to_register16_ce_x0',
9687 
              'b' => 'sysgen_dut_to_register16_en_x0',
9688 
              'dout' => 'register09rv_reg_ce',
9689 
            },
9690 
            'entity' => {
9691 
              'attributes' => {
9692 
                'entityAlreadyNetlisted' => 1,
9693 
              },
9694 
              'entityName' => 'xland2',
9695 
              'ports' => {
9696 
                'a' => {
9697 
                  'direction' => 'in',
9698 
                  'hdlType' => 'std_logic',
9699 
                  'width' => 1,
9700 
                },
9701 
                'b' => {
9702 
                  'direction' => 'in',
9703 
                  'hdlType' => 'std_logic',
9704 
                  'width' => 1,
9705 
                },
9706 
                'dout' => {
9707 
                  'direction' => 'out',
9708 
                  'hdlType' => 'std_logic',
9709 
                  'width' => 1,
9710 
                },
9711 
              },
9712 
            },
9713 
            'entityName' => 'xland2',
9714 
          },
9715 
          'register09td' => {
9716 
            'connections' => {
9717 
              'ce' => 'register09td_reg_ce',
9718 
              'clk' => 'sysgen_dut_to_register22_clk',
9719 
              'clr' => 'sysgen_dut_to_register22_clr',
9720 
              'i' => 'sysgen_dut_to_register22_data_in',
9721 
              'o' => 'from_register22_data_out_x0',
9722 
            },
9723 
            'entity' => {
9724 
              'attributes' => {
9725 
                'entityAlreadyNetlisted' => 1,
9726 
                'generics' => [
9727 
                  [
9728 
                    'width',
9729 
                    'integer',
9730 
                    32,
9731 
                  ],
9732 
                  [
9733 
                    'init_index',
9734 
                    'integer',
9735 
                    2,
9736 
                  ],
9737 
                  [
9738 
                    'init_value',
9739 
                    'bit_vector',
9740 
                    'b"00000000000000000000000000000000"',
9741 
                  ],
9742 
                  [
9743 
                    'latency',
9744 
                    'integer',
9745 
                    1,
9746 
                  ],
9747 
                ],
9748 
              },
9749 
              'entityName' => 'synth_reg_w_init',
9750 
              'ports' => {
9751 
                'ce' => {
9752 
                  'direction' => 'in',
9753 
                  'hdlType' => 'std_logic',
9754 
                  'width' => 1,
9755 
                },
9756 
                'clk' => {
9757 
                  'direction' => 'in',
9758 
                  'hdlType' => 'std_logic',
9759 
                  'width' => 1,
9760 
                },
9761 
                'clr' => {
9762 
                  'direction' => 'in',
9763 
                  'hdlType' => 'std_logic',
9764 
                  'width' => 1,
9765 
                },
9766 
                'i' => {
9767 
                  'direction' => 'in',
9768 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9769 
                  'width' => 32,
9770 
                },
9771 
                'o' => {
9772 
                  'direction' => 'out',
9773 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9774 
                  'width' => 32,
9775 
                },
9776 
              },
9777 
            },
9778 
            'entityName' => 'synth_reg_w_init',
9779 
          },
9780 
          'register09td_ce_and2_comp' => {
9781 
            'connections' => {
9782 
              'a' => 'sysgen_dut_to_register22_ce',
9783 
              'b' => 'sysgen_dut_to_register22_en',
9784 
              'dout' => 'register09td_reg_ce',
9785 
            },
9786 
            'entity' => {
9787 
              'attributes' => {
9788 
                'entityAlreadyNetlisted' => 1,
9789 
              },
9790 
              'entityName' => 'xland2',
9791 
              'ports' => {
9792 
                'a' => {
9793 
                  'direction' => 'in',
9794 
                  'hdlType' => 'std_logic',
9795 
                  'width' => 1,
9796 
                },
9797 
                'b' => {
9798 
                  'direction' => 'in',
9799 
                  'hdlType' => 'std_logic',
9800 
                  'width' => 1,
9801 
                },
9802 
                'dout' => {
9803 
                  'direction' => 'out',
9804 
                  'hdlType' => 'std_logic',
9805 
                  'width' => 1,
9806 
                },
9807 
              },
9808 
            },
9809 
            'entityName' => 'xland2',
9810 
          },
9811 
          'register09tv' => {
9812 
            'connections' => {
9813 
              'ce' => 'register09tv_reg_ce',
9814 
              'clk' => 'sysgen_dut_to_register21_clk',
9815 
              'clr' => 'sysgen_dut_to_register21_clr',
9816 
              'i' => 'sysgen_dut_to_register21_data_in',
9817 
              'o' => 'from_register23_data_out_x0',
9818 
            },
9819 
            'entity' => {
9820 
              'attributes' => {
9821 
                'entityAlreadyNetlisted' => 1,
9822 
                'generics' => [
9823 
                  [
9824 
                    'width',
9825 
                    'integer',
9826 
                    1,
9827 
                  ],
9828 
                  [
9829 
                    'init_index',
9830 
                    'integer',
9831 
                    2,
9832 
                  ],
9833 
                  [
9834 
                    'init_value',
9835 
                    'bit_vector',
9836 
                    'b"0"',
9837 
                  ],
9838 
                  [
9839 
                    'latency',
9840 
                    'integer',
9841 
                    1,
9842 
                  ],
9843 
                ],
9844 
              },
9845 
              'entityName' => 'synth_reg_w_init',
9846 
              'ports' => {
9847 
                'ce' => {
9848 
                  'direction' => 'in',
9849 
                  'hdlType' => 'std_logic',
9850 
                  'width' => 1,
9851 
                },
9852 
                'clk' => {
9853 
                  'direction' => 'in',
9854 
                  'hdlType' => 'std_logic',
9855 
                  'width' => 1,
9856 
                },
9857 
                'clr' => {
9858 
                  'direction' => 'in',
9859 
                  'hdlType' => 'std_logic',
9860 
                  'width' => 1,
9861 
                },
9862 
                'i' => {
9863 
                  'direction' => 'in',
9864 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9865 
                  'width' => 1,
9866 
                },
9867 
                'o' => {
9868 
                  'direction' => 'out',
9869 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9870 
                  'width' => 1,
9871 
                },
9872 
              },
9873 
            },
9874 
            'entityName' => 'synth_reg_w_init',
9875 
          },
9876 
          'register09tv_ce_and2_comp' => {
9877 
            'connections' => {
9878 
              'a' => 'sysgen_dut_to_register21_ce',
9879 
              'b' => 'sysgen_dut_to_register21_en',
9880 
              'dout' => 'register09tv_reg_ce',
9881 
            },
9882 
            'entity' => {
9883 
              'attributes' => {
9884 
                'entityAlreadyNetlisted' => 1,
9885 
              },
9886 
              'entityName' => 'xland2',
9887 
              'ports' => {
9888 
                'a' => {
9889 
                  'direction' => 'in',
9890 
                  'hdlType' => 'std_logic',
9891 
                  'width' => 1,
9892 
                },
9893 
                'b' => {
9894 
                  'direction' => 'in',
9895 
                  'hdlType' => 'std_logic',
9896 
                  'width' => 1,
9897 
                },
9898 
                'dout' => {
9899 
                  'direction' => 'out',
9900 
                  'hdlType' => 'std_logic',
9901 
                  'width' => 1,
9902 
                },
9903 
              },
9904 
            },
9905 
            'entityName' => 'xland2',
9906 
          },
9907 
          'register10rd' => {
9908 
            'connections' => {
9909 
              'ce' => 'register10rd_reg_ce',
9910 
              'clk' => 'sysgen_dut_to_register19_clk_x0',
9911 
              'clr' => 'sysgen_dut_to_register19_clr_x0',
9912 
              'i' => 'sysgen_dut_to_register19_data_in_x0',
9913 
              'o' => 'from_register19_data_out',
9914 
            },
9915 
            'entity' => {
9916 
              'attributes' => {
9917 
                'entityAlreadyNetlisted' => 1,
9918 
                'generics' => [
9919 
                  [
9920 
                    'width',
9921 
                    'integer',
9922 
                    32,
9923 
                  ],
9924 
                  [
9925 
                    'init_index',
9926 
                    'integer',
9927 
                    2,
9928 
                  ],
9929 
                  [
9930 
                    'init_value',
9931 
                    'bit_vector',
9932 
                    'b"00000000000000000000000000000000"',
9933 
                  ],
9934 
                  [
9935 
                    'latency',
9936 
                    'integer',
9937 
                    1,
9938 
                  ],
9939 
                ],
9940 
              },
9941 
              'entityName' => 'synth_reg_w_init',
9942 
              'ports' => {
9943 
                'ce' => {
9944 
                  'direction' => 'in',
9945 
                  'hdlType' => 'std_logic',
9946 
                  'width' => 1,
9947 
                },
9948 
                'clk' => {
9949 
                  'direction' => 'in',
9950 
                  'hdlType' => 'std_logic',
9951 
                  'width' => 1,
9952 
                },
9953 
                'clr' => {
9954 
                  'direction' => 'in',
9955 
                  'hdlType' => 'std_logic',
9956 
                  'width' => 1,
9957 
                },
9958 
                'i' => {
9959 
                  'direction' => 'in',
9960 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9961 
                  'width' => 32,
9962 
                },
9963 
                'o' => {
9964 
                  'direction' => 'out',
9965 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9966 
                  'width' => 32,
9967 
                },
9968 
              },
9969 
            },
9970 
            'entityName' => 'synth_reg_w_init',
9971 
          },
9972 
          'register10rd_ce_and2_comp' => {
9973 
            'connections' => {
9974 
              'a' => 'sysgen_dut_to_register19_ce_x0',
9975 
              'b' => 'sysgen_dut_to_register19_en_x0',
9976 
              'dout' => 'register10rd_reg_ce',
9977 
            },
9978 
            'entity' => {
9979 
              'attributes' => {
9980 
                'entityAlreadyNetlisted' => 1,
9981 
              },
9982 
              'entityName' => 'xland2',
9983 
              'ports' => {
9984 
                'a' => {
9985 
                  'direction' => 'in',
9986 
                  'hdlType' => 'std_logic',
9987 
                  'width' => 1,
9988 
                },
9989 
                'b' => {
9990 
                  'direction' => 'in',
9991 
                  'hdlType' => 'std_logic',
9992 
                  'width' => 1,
9993 
                },
9994 
                'dout' => {
9995 
                  'direction' => 'out',
9996 
                  'hdlType' => 'std_logic',
9997 
                  'width' => 1,
9998 
                },
9999 
              },
10000 
            },
10001 
            'entityName' => 'xland2',
10002 
          },
10003 
          'register10rv' => {
10004 
            'connections' => {
10005 
              'ce' => 'register10rv_reg_ce',
10006 
              'clk' => 'sysgen_dut_to_register18_clk_x0',
10007 
              'clr' => 'sysgen_dut_to_register18_clr_x0',
10008 
              'i' => 'sysgen_dut_to_register18_data_in_x0',
10009 
              'o' => 'from_register20_data_out',
10010 
            },
10011 
            'entity' => {
10012 
              'attributes' => {
10013 
                'entityAlreadyNetlisted' => 1,
10014 
                'generics' => [
10015 
                  [
10016 
                    'width',
10017 
                    'integer',
10018 
                    1,
10019 
                  ],
10020 
                  [
10021 
                    'init_index',
10022 
                    'integer',
10023 
                    2,
10024 
                  ],
10025 
                  [
10026 
                    'init_value',
10027 
                    'bit_vector',
10028 
                    'b"0"',
10029 
                  ],
10030 
                  [
10031 
                    'latency',
10032 
                    'integer',
10033 
                    1,
10034 
                  ],
10035 
                ],
10036 
              },
10037 
              'entityName' => 'synth_reg_w_init',
10038 
              'ports' => {
10039 
                'ce' => {
10040 
                  'direction' => 'in',
10041 
                  'hdlType' => 'std_logic',
10042 
                  'width' => 1,
10043 
                },
10044 
                'clk' => {
10045 
                  'direction' => 'in',
10046 
                  'hdlType' => 'std_logic',
10047 
                  'width' => 1,
10048 
                },
10049 
                'clr' => {
10050 
                  'direction' => 'in',
10051 
                  'hdlType' => 'std_logic',
10052 
                  'width' => 1,
10053 
                },
10054 
                'i' => {
10055 
                  'direction' => 'in',
10056 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10057 
                  'width' => 1,
10058 
                },
10059 
                'o' => {
10060 
                  'direction' => 'out',
10061 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10062 
                  'width' => 1,
10063 
                },
10064 
              },
10065 
            },
10066 
            'entityName' => 'synth_reg_w_init',
10067 
          },
10068 
          'register10rv_ce_and2_comp' => {
10069 
            'connections' => {
10070 
              'a' => 'sysgen_dut_to_register18_ce_x0',
10071 
              'b' => 'sysgen_dut_to_register18_en_x0',
10072 
              'dout' => 'register10rv_reg_ce',
10073 
            },
10074 
            'entity' => {
10075 
              'attributes' => {
10076 
                'entityAlreadyNetlisted' => 1,
10077 
              },
10078 
              'entityName' => 'xland2',
10079 
              'ports' => {
10080 
                'a' => {
10081 
                  'direction' => 'in',
10082 
                  'hdlType' => 'std_logic',
10083 
                  'width' => 1,
10084 
                },
10085 
                'b' => {
10086 
                  'direction' => 'in',
10087 
                  'hdlType' => 'std_logic',
10088 
                  'width' => 1,
10089 
                },
10090 
                'dout' => {
10091 
                  'direction' => 'out',
10092 
                  'hdlType' => 'std_logic',
10093 
                  'width' => 1,
10094 
                },
10095 
              },
10096 
            },
10097 
            'entityName' => 'xland2',
10098 
          },
10099 
          'register10td' => {
10100 
            'connections' => {
10101 
              'ce' => 'register10td_reg_ce',
10102 
              'clk' => 'sysgen_dut_to_register24_clk',
10103 
              'clr' => 'sysgen_dut_to_register24_clr',
10104 
              'i' => 'sysgen_dut_to_register24_data_in',
10105 
              'o' => 'from_register24_data_out_x0',
10106 
            },
10107 
            'entity' => {
10108 
              'attributes' => {
10109 
                'entityAlreadyNetlisted' => 1,
10110 
                'generics' => [
10111 
                  [
10112 
                    'width',
10113 
                    'integer',
10114 
                    32,
10115 
                  ],
10116 
                  [
10117 
                    'init_index',
10118 
                    'integer',
10119 
                    2,
10120 
                  ],
10121 
                  [
10122 
                    'init_value',
10123 
                    'bit_vector',
10124 
                    'b"00000000000000000000000000000000"',
10125 
                  ],
10126 
                  [
10127 
                    'latency',
10128 
                    'integer',
10129 
                    1,
10130 
                  ],
10131 
                ],
10132 
              },
10133 
              'entityName' => 'synth_reg_w_init',
10134 
              'ports' => {
10135 
                'ce' => {
10136 
                  'direction' => 'in',
10137 
                  'hdlType' => 'std_logic',
10138 
                  'width' => 1,
10139 
                },
10140 
                'clk' => {
10141 
                  'direction' => 'in',
10142 
                  'hdlType' => 'std_logic',
10143 
                  'width' => 1,
10144 
                },
10145 
                'clr' => {
10146 
                  'direction' => 'in',
10147 
                  'hdlType' => 'std_logic',
10148 
                  'width' => 1,
10149 
                },
10150 
                'i' => {
10151 
                  'direction' => 'in',
10152 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10153 
                  'width' => 32,
10154 
                },
10155 
                'o' => {
10156 
                  'direction' => 'out',
10157 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10158 
                  'width' => 32,
10159 
                },
10160 
              },
10161 
            },
10162 
            'entityName' => 'synth_reg_w_init',
10163 
          },
10164 
          'register10td_ce_and2_comp' => {
10165 
            'connections' => {
10166 
              'a' => 'sysgen_dut_to_register24_ce',
10167 
              'b' => 'sysgen_dut_to_register24_en',
10168 
              'dout' => 'register10td_reg_ce',
10169 
            },
10170 
            'entity' => {
10171 
              'attributes' => {
10172 
                'entityAlreadyNetlisted' => 1,
10173 
              },
10174 
              'entityName' => 'xland2',
10175 
              'ports' => {
10176 
                'a' => {
10177 
                  'direction' => 'in',
10178 
                  'hdlType' => 'std_logic',
10179 
                  'width' => 1,
10180 
                },
10181 
                'b' => {
10182 
                  'direction' => 'in',
10183 
                  'hdlType' => 'std_logic',
10184 
                  'width' => 1,
10185 
                },
10186 
                'dout' => {
10187 
                  'direction' => 'out',
10188 
                  'hdlType' => 'std_logic',
10189 
                  'width' => 1,
10190 
                },
10191 
              },
10192 
            },
10193 
            'entityName' => 'xland2',
10194 
          },
10195 
          'register10tv' => {
10196 
            'connections' => {
10197 
              'ce' => 'register10tv_reg_ce',
10198 
              'clk' => 'sysgen_dut_to_register23_clk',
10199 
              'clr' => 'sysgen_dut_to_register23_clr',
10200 
              'i' => 'sysgen_dut_to_register23_data_in',
10201 
              'o' => 'from_register25_data_out_x0',
10202 
            },
10203 
            'entity' => {
10204 
              'attributes' => {
10205 
                'entityAlreadyNetlisted' => 1,
10206 
                'generics' => [
10207 
                  [
10208 
                    'width',
10209 
                    'integer',
10210 
                    1,
10211 
                  ],
10212 
                  [
10213 
                    'init_index',
10214 
                    'integer',
10215 
                    2,
10216 
                  ],
10217 
                  [
10218 
                    'init_value',
10219 
                    'bit_vector',
10220 
                    'b"0"',
10221 
                  ],
10222 
                  [
10223 
                    'latency',
10224 
                    'integer',
10225 
                    1,
10226 
                  ],
10227 
                ],
10228 
              },
10229 
              'entityName' => 'synth_reg_w_init',
10230 
              'ports' => {
10231 
                'ce' => {
10232 
                  'direction' => 'in',
10233 
                  'hdlType' => 'std_logic',
10234 
                  'width' => 1,
10235 
                },
10236 
                'clk' => {
10237 
                  'direction' => 'in',
10238 
                  'hdlType' => 'std_logic',
10239 
                  'width' => 1,
10240 
                },
10241 
                'clr' => {
10242 
                  'direction' => 'in',
10243 
                  'hdlType' => 'std_logic',
10244 
                  'width' => 1,
10245 
                },
10246 
                'i' => {
10247 
                  'direction' => 'in',
10248 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10249 
                  'width' => 1,
10250 
                },
10251 
                'o' => {
10252 
                  'direction' => 'out',
10253 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10254 
                  'width' => 1,
10255 
                },
10256 
              },
10257 
            },
10258 
            'entityName' => 'synth_reg_w_init',
10259 
          },
10260 
          'register10tv_ce_and2_comp' => {
10261 
            'connections' => {
10262 
              'a' => 'sysgen_dut_to_register23_ce',
10263 
              'b' => 'sysgen_dut_to_register23_en',
10264 
              'dout' => 'register10tv_reg_ce',
10265 
            },
10266 
            'entity' => {
10267 
              'attributes' => {
10268 
                'entityAlreadyNetlisted' => 1,
10269 
              },
10270 
              'entityName' => 'xland2',
10271 
              'ports' => {
10272 
                'a' => {
10273 
                  'direction' => 'in',
10274 
                  'hdlType' => 'std_logic',
10275 
                  'width' => 1,
10276 
                },
10277 
                'b' => {
10278 
                  'direction' => 'in',
10279 
                  'hdlType' => 'std_logic',
10280 
                  'width' => 1,
10281 
                },
10282 
                'dout' => {
10283 
                  'direction' => 'out',
10284 
                  'hdlType' => 'std_logic',
10285 
                  'width' => 1,
10286 
                },
10287 
              },
10288 
            },
10289 
            'entityName' => 'xland2',
10290 
          },
10291 
          'register11rd' => {
10292 
            'connections' => {
10293 
              'ce' => 'register11rd_reg_ce',
10294 
              'clk' => 'sysgen_dut_to_register21_clk_x0',
10295 
              'clr' => 'sysgen_dut_to_register21_clr_x0',
10296 
              'i' => 'sysgen_dut_to_register21_data_in_x0',
10297 
              'o' => 'from_register21_data_out',
10298 
            },
10299 
            'entity' => {
10300 
              'attributes' => {
10301 
                'entityAlreadyNetlisted' => 1,
10302 
                'generics' => [
10303 
                  [
10304 
                    'width',
10305 
                    'integer',
10306 
                    32,
10307 
                  ],
10308 
                  [
10309 
                    'init_index',
10310 
                    'integer',
10311 
                    2,
10312 
                  ],
10313 
                  [
10314 
                    'init_value',
10315 
                    'bit_vector',
10316 
                    'b"00000000000000000000000000000000"',
10317 
                  ],
10318 
                  [
10319 
                    'latency',
10320 
                    'integer',
10321 
                    1,
10322 
                  ],
10323 
                ],
10324 
              },
10325 
              'entityName' => 'synth_reg_w_init',
10326 
              'ports' => {
10327 
                'ce' => {
10328 
                  'direction' => 'in',
10329 
                  'hdlType' => 'std_logic',
10330 
                  'width' => 1,
10331 
                },
10332 
                'clk' => {
10333 
                  'direction' => 'in',
10334 
                  'hdlType' => 'std_logic',
10335 
                  'width' => 1,
10336 
                },
10337 
                'clr' => {
10338 
                  'direction' => 'in',
10339 
                  'hdlType' => 'std_logic',
10340 
                  'width' => 1,
10341 
                },
10342 
                'i' => {
10343 
                  'direction' => 'in',
10344 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10345 
                  'width' => 32,
10346 
                },
10347 
                'o' => {
10348 
                  'direction' => 'out',
10349 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10350 
                  'width' => 32,
10351 
                },
10352 
              },
10353 
            },
10354 
            'entityName' => 'synth_reg_w_init',
10355 
          },
10356 
          'register11rd_ce_and2_comp' => {
10357 
            'connections' => {
10358 
              'a' => 'sysgen_dut_to_register21_ce_x0',
10359 
              'b' => 'sysgen_dut_to_register21_en_x0',
10360 
              'dout' => 'register11rd_reg_ce',
10361 
            },
10362 
            'entity' => {
10363 
              'attributes' => {
10364 
                'entityAlreadyNetlisted' => 1,
10365 
              },
10366 
              'entityName' => 'xland2',
10367 
              'ports' => {
10368 
                'a' => {
10369 
                  'direction' => 'in',
10370 
                  'hdlType' => 'std_logic',
10371 
                  'width' => 1,
10372 
                },
10373 
                'b' => {
10374 
                  'direction' => 'in',
10375 
                  'hdlType' => 'std_logic',
10376 
                  'width' => 1,
10377 
                },
10378 
                'dout' => {
10379 
                  'direction' => 'out',
10380 
                  'hdlType' => 'std_logic',
10381 
                  'width' => 1,
10382 
                },
10383 
              },
10384 
            },
10385 
            'entityName' => 'xland2',
10386 
          },
10387 
          'register11rv' => {
10388 
            'connections' => {
10389 
              'ce' => 'register11rv_reg_ce',
10390 
              'clk' => 'sysgen_dut_to_register20_clk_x0',
10391 
              'clr' => 'sysgen_dut_to_register20_clr_x0',
10392 
              'i' => 'sysgen_dut_to_register20_data_in_x0',
10393 
              'o' => 'from_register22_data_out',
10394 
            },
10395 
            'entity' => {
10396 
              'attributes' => {
10397 
                'entityAlreadyNetlisted' => 1,
10398 
                'generics' => [
10399 
                  [
10400 
                    'width',
10401 
                    'integer',
10402 
                    1,
10403 
                  ],
10404 
                  [
10405 
                    'init_index',
10406 
                    'integer',
10407 
                    2,
10408 
                  ],
10409 
                  [
10410 
                    'init_value',
10411 
                    'bit_vector',
10412 
                    'b"0"',
10413 
                  ],
10414 
                  [
10415 
                    'latency',
10416 
                    'integer',
10417 
                    1,
10418 
                  ],
10419 
                ],
10420 
              },
10421 
              'entityName' => 'synth_reg_w_init',
10422 
              'ports' => {
10423 
                'ce' => {
10424 
                  'direction' => 'in',
10425 
                  'hdlType' => 'std_logic',
10426 
                  'width' => 1,
10427 
                },
10428 
                'clk' => {
10429 
                  'direction' => 'in',
10430 
                  'hdlType' => 'std_logic',
10431 
                  'width' => 1,
10432 
                },
10433 
                'clr' => {
10434 
                  'direction' => 'in',
10435 
                  'hdlType' => 'std_logic',
10436 
                  'width' => 1,
10437 
                },
10438 
                'i' => {
10439 
                  'direction' => 'in',
10440 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10441 
                  'width' => 1,
10442 
                },
10443 
                'o' => {
10444 
                  'direction' => 'out',
10445 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10446 
                  'width' => 1,
10447 
                },
10448 
              },
10449 
            },
10450 
            'entityName' => 'synth_reg_w_init',
10451 
          },
10452 
          'register11rv_ce_and2_comp' => {
10453 
            'connections' => {
10454 
              'a' => 'sysgen_dut_to_register20_ce_x0',
10455 
              'b' => 'sysgen_dut_to_register20_en_x0',
10456 
              'dout' => 'register11rv_reg_ce',
10457 
            },
10458 
            'entity' => {
10459 
              'attributes' => {
10460 
                'entityAlreadyNetlisted' => 1,
10461 
              },
10462 
              'entityName' => 'xland2',
10463 
              'ports' => {
10464 
                'a' => {
10465 
                  'direction' => 'in',
10466 
                  'hdlType' => 'std_logic',
10467 
                  'width' => 1,
10468 
                },
10469 
                'b' => {
10470 
                  'direction' => 'in',
10471 
                  'hdlType' => 'std_logic',
10472 
                  'width' => 1,
10473 
                },
10474 
                'dout' => {
10475 
                  'direction' => 'out',
10476 
                  'hdlType' => 'std_logic',
10477 
                  'width' => 1,
10478 
                },
10479 
              },
10480 
            },
10481 
            'entityName' => 'xland2',
10482 
          },
10483 
          'register11td' => {
10484 
            'connections' => {
10485 
              'ce' => 'register11td_reg_ce',
10486 
              'clk' => 'sysgen_dut_to_register28_clk',
10487 
              'clr' => 'sysgen_dut_to_register28_clr',
10488 
              'i' => 'sysgen_dut_to_register28_data_in',
10489 
              'o' => 'from_register26_data_out_x0',
10490 
            },
10491 
            'entity' => {
10492 
              'attributes' => {
10493 
                'entityAlreadyNetlisted' => 1,
10494 
                'generics' => [
10495 
                  [
10496 
                    'width',
10497 
                    'integer',
10498 
                    32,
10499 
                  ],
10500 
                  [
10501 
                    'init_index',
10502 
                    'integer',
10503 
                    2,
10504 
                  ],
10505 
                  [
10506 
                    'init_value',
10507 
                    'bit_vector',
10508 
                    'b"00000000000000000000000000000000"',
10509 
                  ],
10510 
                  [
10511 
                    'latency',
10512 
                    'integer',
10513 
                    1,
10514 
                  ],
10515 
                ],
10516 
              },
10517 
              'entityName' => 'synth_reg_w_init',
10518 
              'ports' => {
10519 
                'ce' => {
10520 
                  'direction' => 'in',
10521 
                  'hdlType' => 'std_logic',
10522 
                  'width' => 1,
10523 
                },
10524 
                'clk' => {
10525 
                  'direction' => 'in',
10526 
                  'hdlType' => 'std_logic',
10527 
                  'width' => 1,
10528 
                },
10529 
                'clr' => {
10530 
                  'direction' => 'in',
10531 
                  'hdlType' => 'std_logic',
10532 
                  'width' => 1,
10533 
                },
10534 
                'i' => {
10535 
                  'direction' => 'in',
10536 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10537 
                  'width' => 32,
10538 
                },
10539 
                'o' => {
10540 
                  'direction' => 'out',
10541 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10542 
                  'width' => 32,
10543 
                },
10544 
              },
10545 
            },
10546 
            'entityName' => 'synth_reg_w_init',
10547 
          },
10548 
          'register11td_ce_and2_comp' => {
10549 
            'connections' => {
10550 
              'a' => 'sysgen_dut_to_register28_ce',
10551 
              'b' => 'sysgen_dut_to_register28_en',
10552 
              'dout' => 'register11td_reg_ce',
10553 
            },
10554 
            'entity' => {
10555 
              'attributes' => {
10556 
                'entityAlreadyNetlisted' => 1,
10557 
              },
10558 
              'entityName' => 'xland2',
10559 
              'ports' => {
10560 
                'a' => {
10561 
                  'direction' => 'in',
10562 
                  'hdlType' => 'std_logic',
10563 
                  'width' => 1,
10564 
                },
10565 
                'b' => {
10566 
                  'direction' => 'in',
10567 
                  'hdlType' => 'std_logic',
10568 
                  'width' => 1,
10569 
                },
10570 
                'dout' => {
10571 
                  'direction' => 'out',
10572 
                  'hdlType' => 'std_logic',
10573 
                  'width' => 1,
10574 
                },
10575 
              },
10576 
            },
10577 
            'entityName' => 'xland2',
10578 
          },
10579 
          'register11tv' => {
10580 
            'connections' => {
10581 
              'ce' => 'register11tv_reg_ce',
10582 
              'clk' => 'sysgen_dut_to_register27_clk',
10583 
              'clr' => 'sysgen_dut_to_register27_clr',
10584 
              'i' => 'sysgen_dut_to_register27_data_in',
10585 
              'o' => 'from_register27_data_out_x0',
10586 
            },
10587 
            'entity' => {
10588 
              'attributes' => {
10589 
                'entityAlreadyNetlisted' => 1,
10590 
                'generics' => [
10591 
                  [
10592 
                    'width',
10593 
                    'integer',
10594 
                    1,
10595 
                  ],
10596 
                  [
10597 
                    'init_index',
10598 
                    'integer',
10599 
                    2,
10600 
                  ],
10601 
                  [
10602 
                    'init_value',
10603 
                    'bit_vector',
10604 
                    'b"0"',
10605 
                  ],
10606 
                  [
10607 
                    'latency',
10608 
                    'integer',
10609 
                    1,
10610 
                  ],
10611 
                ],
10612 
              },
10613 
              'entityName' => 'synth_reg_w_init',
10614 
              'ports' => {
10615 
                'ce' => {
10616 
                  'direction' => 'in',
10617 
                  'hdlType' => 'std_logic',
10618 
                  'width' => 1,
10619 
                },
10620 
                'clk' => {
10621 
                  'direction' => 'in',
10622 
                  'hdlType' => 'std_logic',
10623 
                  'width' => 1,
10624 
                },
10625 
                'clr' => {
10626 
                  'direction' => 'in',
10627 
                  'hdlType' => 'std_logic',
10628 
                  'width' => 1,
10629 
                },
10630 
                'i' => {
10631 
                  'direction' => 'in',
10632 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10633 
                  'width' => 1,
10634 
                },
10635 
                'o' => {
10636 
                  'direction' => 'out',
10637 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10638 
                  'width' => 1,
10639 
                },
10640 
              },
10641 
            },
10642 
            'entityName' => 'synth_reg_w_init',
10643 
          },
10644 
          'register11tv_ce_and2_comp' => {
10645 
            'connections' => {
10646 
              'a' => 'sysgen_dut_to_register27_ce',
10647 
              'b' => 'sysgen_dut_to_register27_en',
10648 
              'dout' => 'register11tv_reg_ce',
10649 
            },
10650 
            'entity' => {
10651 
              'attributes' => {
10652 
                'entityAlreadyNetlisted' => 1,
10653 
              },
10654 
              'entityName' => 'xland2',
10655 
              'ports' => {
10656 
                'a' => {
10657 
                  'direction' => 'in',
10658 
                  'hdlType' => 'std_logic',
10659 
                  'width' => 1,
10660 
                },
10661 
                'b' => {
10662 
                  'direction' => 'in',
10663 
                  'hdlType' => 'std_logic',
10664 
                  'width' => 1,
10665 
                },
10666 
                'dout' => {
10667 
                  'direction' => 'out',
10668 
                  'hdlType' => 'std_logic',
10669 
                  'width' => 1,
10670 
                },
10671 
              },
10672 
            },
10673 
            'entityName' => 'xland2',
10674 
          },
10675 
          'register12rd' => {
10676 
            'connections' => {
10677 
              'ce' => 'register12rd_reg_ce',
10678 
              'clk' => 'sysgen_dut_to_register23_clk_x0',
10679 
              'clr' => 'sysgen_dut_to_register23_clr_x0',
10680 
              'i' => 'sysgen_dut_to_register23_data_in_x0',
10681 
              'o' => 'from_register23_data_out',
10682 
            },
10683 
            'entity' => {
10684 
              'attributes' => {
10685 
                'entityAlreadyNetlisted' => 1,
10686 
                'generics' => [
10687 
                  [
10688 
                    'width',
10689 
                    'integer',
10690 
                    32,
10691 
                  ],
10692 
                  [
10693 
                    'init_index',
10694 
                    'integer',
10695 
                    2,
10696 
                  ],
10697 
                  [
10698 
                    'init_value',
10699 
                    'bit_vector',
10700 
                    'b"00000000000000000000000000000000"',
10701 
                  ],
10702 
                  [
10703 
                    'latency',
10704 
                    'integer',
10705 
                    1,
10706 
                  ],
10707 
                ],
10708 
              },
10709 
              'entityName' => 'synth_reg_w_init',
10710 
              'ports' => {
10711 
                'ce' => {
10712 
                  'direction' => 'in',
10713 
                  'hdlType' => 'std_logic',
10714 
                  'width' => 1,
10715 
                },
10716 
                'clk' => {
10717 
                  'direction' => 'in',
10718 
                  'hdlType' => 'std_logic',
10719 
                  'width' => 1,
10720 
                },
10721 
                'clr' => {
10722 
                  'direction' => 'in',
10723 
                  'hdlType' => 'std_logic',
10724 
                  'width' => 1,
10725 
                },
10726 
                'i' => {
10727 
                  'direction' => 'in',
10728 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10729 
                  'width' => 32,
10730 
                },
10731 
                'o' => {
10732 
                  'direction' => 'out',
10733 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10734 
                  'width' => 32,
10735 
                },
10736 
              },
10737 
            },
10738 
            'entityName' => 'synth_reg_w_init',
10739 
          },
10740 
          'register12rd_ce_and2_comp' => {
10741 
            'connections' => {
10742 
              'a' => 'sysgen_dut_to_register23_ce_x0',
10743 
              'b' => 'sysgen_dut_to_register23_en_x0',
10744 
              'dout' => 'register12rd_reg_ce',
10745 
            },
10746 
            'entity' => {
10747 
              'attributes' => {
10748 
                'entityAlreadyNetlisted' => 1,
10749 
              },
10750 
              'entityName' => 'xland2',
10751 
              'ports' => {
10752 
                'a' => {
10753 
                  'direction' => 'in',
10754 
                  'hdlType' => 'std_logic',
10755 
                  'width' => 1,
10756 
                },
10757 
                'b' => {
10758 
                  'direction' => 'in',
10759 
                  'hdlType' => 'std_logic',
10760 
                  'width' => 1,
10761 
                },
10762 
                'dout' => {
10763 
                  'direction' => 'out',
10764 
                  'hdlType' => 'std_logic',
10765 
                  'width' => 1,
10766 
                },
10767 
              },
10768 
            },
10769 
            'entityName' => 'xland2',
10770 
          },
10771 
          'register12rv' => {
10772 
            'connections' => {
10773 
              'ce' => 'register12rv_reg_ce',
10774 
              'clk' => 'sysgen_dut_to_register22_clk_x0',
10775 
              'clr' => 'sysgen_dut_to_register22_clr_x0',
10776 
              'i' => 'sysgen_dut_to_register22_data_in_x0',
10777 
              'o' => 'from_register24_data_out',
10778 
            },
10779 
            'entity' => {
10780 
              'attributes' => {
10781 
                'entityAlreadyNetlisted' => 1,
10782 
                'generics' => [
10783 
                  [
10784 
                    'width',
10785 
                    'integer',
10786 
                    1,
10787 
                  ],
10788 
                  [
10789 
                    'init_index',
10790 
                    'integer',
10791 
                    2,
10792 
                  ],
10793 
                  [
10794 
                    'init_value',
10795 
                    'bit_vector',
10796 
                    'b"0"',
10797 
                  ],
10798 
                  [
10799 
                    'latency',
10800 
                    'integer',
10801 
                    1,
10802 
                  ],
10803 
                ],
10804 
              },
10805 
              'entityName' => 'synth_reg_w_init',
10806 
              'ports' => {
10807 
                'ce' => {
10808 
                  'direction' => 'in',
10809 
                  'hdlType' => 'std_logic',
10810 
                  'width' => 1,
10811 
                },
10812 
                'clk' => {
10813 
                  'direction' => 'in',
10814 
                  'hdlType' => 'std_logic',
10815 
                  'width' => 1,
10816 
                },
10817 
                'clr' => {
10818 
                  'direction' => 'in',
10819 
                  'hdlType' => 'std_logic',
10820 
                  'width' => 1,
10821 
                },
10822 
                'i' => {
10823 
                  'direction' => 'in',
10824 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10825 
                  'width' => 1,
10826 
                },
10827 
                'o' => {
10828 
                  'direction' => 'out',
10829 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10830 
                  'width' => 1,
10831 
                },
10832 
              },
10833 
            },
10834 
            'entityName' => 'synth_reg_w_init',
10835 
          },
10836 
          'register12rv_ce_and2_comp' => {
10837 
            'connections' => {
10838 
              'a' => 'sysgen_dut_to_register22_ce_x0',
10839 
              'b' => 'sysgen_dut_to_register22_en_x0',
10840 
              'dout' => 'register12rv_reg_ce',
10841 
            },
10842 
            'entity' => {
10843 
              'attributes' => {
10844 
                'entityAlreadyNetlisted' => 1,
10845 
              },
10846 
              'entityName' => 'xland2',
10847 
              'ports' => {
10848 
                'a' => {
10849 
                  'direction' => 'in',
10850 
                  'hdlType' => 'std_logic',
10851 
                  'width' => 1,
10852 
                },
10853 
                'b' => {
10854 
                  'direction' => 'in',
10855 
                  'hdlType' => 'std_logic',
10856 
                  'width' => 1,
10857 
                },
10858 
                'dout' => {
10859 
                  'direction' => 'out',
10860 
                  'hdlType' => 'std_logic',
10861 
                  'width' => 1,
10862 
                },
10863 
              },
10864 
            },
10865 
            'entityName' => 'xland2',
10866 
          },
10867 
          'register12td' => {
10868 
            'connections' => {
10869 
              'ce' => 'register12td_reg_ce',
10870 
              'clk' => 'sysgen_dut_to_register30_clk',
10871 
              'clr' => 'sysgen_dut_to_register30_clr',
10872 
              'i' => 'sysgen_dut_to_register30_data_in',
10873 
              'o' => 'from_register28_data_out_x0',
10874 
            },
10875 
            'entity' => {
10876 
              'attributes' => {
10877 
                'entityAlreadyNetlisted' => 1,
10878 
                'generics' => [
10879 
                  [
10880 
                    'width',
10881 
                    'integer',
10882 
                    32,
10883 
                  ],
10884 
                  [
10885 
                    'init_index',
10886 
                    'integer',
10887 
                    2,
10888 
                  ],
10889 
                  [
10890 
                    'init_value',
10891 
                    'bit_vector',
10892 
                    'b"00000000000000000000000000000000"',
10893 
                  ],
10894 
                  [
10895 
                    'latency',
10896 
                    'integer',
10897 
                    1,
10898 
                  ],
10899 
                ],
10900 
              },
10901 
              'entityName' => 'synth_reg_w_init',
10902 
              'ports' => {
10903 
                'ce' => {
10904 
                  'direction' => 'in',
10905 
                  'hdlType' => 'std_logic',
10906 
                  'width' => 1,
10907 
                },
10908 
                'clk' => {
10909 
                  'direction' => 'in',
10910 
                  'hdlType' => 'std_logic',
10911 
                  'width' => 1,
10912 
                },
10913 
                'clr' => {
10914 
                  'direction' => 'in',
10915 
                  'hdlType' => 'std_logic',
10916 
                  'width' => 1,
10917 
                },
10918 
                'i' => {
10919 
                  'direction' => 'in',
10920 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10921 
                  'width' => 32,
10922 
                },
10923 
                'o' => {
10924 
                  'direction' => 'out',
10925 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10926 
                  'width' => 32,
10927 
                },
10928 
              },
10929 
            },
10930 
            'entityName' => 'synth_reg_w_init',
10931 
          },
10932 
          'register12td_ce_and2_comp' => {
10933 
            'connections' => {
10934 
              'a' => 'sysgen_dut_to_register30_ce',
10935 
              'b' => 'sysgen_dut_to_register30_en',
10936 
              'dout' => 'register12td_reg_ce',
10937 
            },
10938 
            'entity' => {
10939 
              'attributes' => {
10940 
                'entityAlreadyNetlisted' => 1,
10941 
              },
10942 
              'entityName' => 'xland2',
10943 
              'ports' => {
10944 
                'a' => {
10945 
                  'direction' => 'in',
10946 
                  'hdlType' => 'std_logic',
10947 
                  'width' => 1,
10948 
                },
10949 
                'b' => {
10950 
                  'direction' => 'in',
10951 
                  'hdlType' => 'std_logic',
10952 
                  'width' => 1,
10953 
                },
10954 
                'dout' => {
10955 
                  'direction' => 'out',
10956 
                  'hdlType' => 'std_logic',
10957 
                  'width' => 1,
10958 
                },
10959 
              },
10960 
            },
10961 
            'entityName' => 'xland2',
10962 
          },
10963 
          'register12tv' => {
10964 
            'connections' => {
10965 
              'ce' => 'register12tv_reg_ce',
10966 
              'clk' => 'sysgen_dut_to_register29_clk',
10967 
              'clr' => 'sysgen_dut_to_register29_clr',
10968 
              'i' => 'sysgen_dut_to_register29_data_in',
10969 
              'o' => 'from_register29_data_out',
10970 
            },
10971 
            'entity' => {
10972 
              'attributes' => {
10973 
                'entityAlreadyNetlisted' => 1,
10974 
                'generics' => [
10975 
                  [
10976 
                    'width',
10977 
                    'integer',
10978 
                    1,
10979 
                  ],
10980 
                  [
10981 
                    'init_index',
10982 
                    'integer',
10983 
                    2,
10984 
                  ],
10985 
                  [
10986 
                    'init_value',
10987 
                    'bit_vector',
10988 
                    'b"0"',
10989 
                  ],
10990 
                  [
10991 
                    'latency',
10992 
                    'integer',
10993 
                    1,
10994 
                  ],
10995 
                ],
10996 
              },
10997 
              'entityName' => 'synth_reg_w_init',
10998 
              'ports' => {
10999 
                'ce' => {
11000 
                  'direction' => 'in',
11001 
                  'hdlType' => 'std_logic',
11002 
                  'width' => 1,
11003 
                },
11004 
                'clk' => {
11005 
                  'direction' => 'in',
11006 
                  'hdlType' => 'std_logic',
11007 
                  'width' => 1,
11008 
                },
11009 
                'clr' => {
11010 
                  'direction' => 'in',
11011 
                  'hdlType' => 'std_logic',
11012 
                  'width' => 1,
11013 
                },
11014 
                'i' => {
11015 
                  'direction' => 'in',
11016 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11017 
                  'width' => 1,
11018 
                },
11019 
                'o' => {
11020 
                  'direction' => 'out',
11021 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11022 
                  'width' => 1,
11023 
                },
11024 
              },
11025 
            },
11026 
            'entityName' => 'synth_reg_w_init',
11027 
          },
11028 
          'register12tv_ce_and2_comp' => {
11029 
            'connections' => {
11030 
              'a' => 'sysgen_dut_to_register29_ce',
11031 
              'b' => 'sysgen_dut_to_register29_en',
11032 
              'dout' => 'register12tv_reg_ce',
11033 
            },
11034 
            'entity' => {
11035 
              'attributes' => {
11036 
                'entityAlreadyNetlisted' => 1,
11037 
              },
11038 
              'entityName' => 'xland2',
11039 
              'ports' => {
11040 
                'a' => {
11041 
                  'direction' => 'in',
11042 
                  'hdlType' => 'std_logic',
11043 
                  'width' => 1,
11044 
                },
11045 
                'b' => {
11046 
                  'direction' => 'in',
11047 
                  'hdlType' => 'std_logic',
11048 
                  'width' => 1,
11049 
                },
11050 
                'dout' => {
11051 
                  'direction' => 'out',
11052 
                  'hdlType' => 'std_logic',
11053 
                  'width' => 1,
11054 
                },
11055 
              },
11056 
            },
11057 
            'entityName' => 'xland2',
11058 
          },
11059 
          'register13rd' => {
11060 
            'connections' => {
11061 
              'ce' => 'register13rd_reg_ce',
11062 
              'clk' => 'sysgen_dut_to_register25_clk_x0',
11063 
              'clr' => 'sysgen_dut_to_register25_clr_x0',
11064 
              'i' => 'sysgen_dut_to_register25_data_in_x0',
11065 
              'o' => 'from_register25_data_out',
11066 
            },
11067 
            'entity' => {
11068 
              'attributes' => {
11069 
                'entityAlreadyNetlisted' => 1,
11070 
                'generics' => [
11071 
                  [
11072 
                    'width',
11073 
                    'integer',
11074 
                    32,
11075 
                  ],
11076 
                  [
11077 
                    'init_index',
11078 
                    'integer',
11079 
                    2,
11080 
                  ],
11081 
                  [
11082 
                    'init_value',
11083 
                    'bit_vector',
11084 
                    'b"00000000000000000000000000000000"',
11085 
                  ],
11086 
                  [
11087 
                    'latency',
11088 
                    'integer',
11089 
                    1,
11090 
                  ],
11091 
                ],
11092 
              },
11093 
              'entityName' => 'synth_reg_w_init',
11094 
              'ports' => {
11095 
                'ce' => {
11096 
                  'direction' => 'in',
11097 
                  'hdlType' => 'std_logic',
11098 
                  'width' => 1,
11099 
                },
11100 
                'clk' => {
11101 
                  'direction' => 'in',
11102 
                  'hdlType' => 'std_logic',
11103 
                  'width' => 1,
11104 
                },
11105 
                'clr' => {
11106 
                  'direction' => 'in',
11107 
                  'hdlType' => 'std_logic',
11108 
                  'width' => 1,
11109 
                },
11110 
                'i' => {
11111 
                  'direction' => 'in',
11112 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11113 
                  'width' => 32,
11114 
                },
11115 
                'o' => {
11116 
                  'direction' => 'out',
11117 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11118 
                  'width' => 32,
11119 
                },
11120 
              },
11121 
            },
11122 
            'entityName' => 'synth_reg_w_init',
11123 
          },
11124 
          'register13rd_ce_and2_comp' => {
11125 
            'connections' => {
11126 
              'a' => 'sysgen_dut_to_register25_ce_x0',
11127 
              'b' => 'sysgen_dut_to_register25_en_x0',
11128 
              'dout' => 'register13rd_reg_ce',
11129 
            },
11130 
            'entity' => {
11131 
              'attributes' => {
11132 
                'entityAlreadyNetlisted' => 1,
11133 
              },
11134 
              'entityName' => 'xland2',
11135 
              'ports' => {
11136 
                'a' => {
11137 
                  'direction' => 'in',
11138 
                  'hdlType' => 'std_logic',
11139 
                  'width' => 1,
11140 
                },
11141 
                'b' => {
11142 
                  'direction' => 'in',
11143 
                  'hdlType' => 'std_logic',
11144 
                  'width' => 1,
11145 
                },
11146 
                'dout' => {
11147 
                  'direction' => 'out',
11148 
                  'hdlType' => 'std_logic',
11149 
                  'width' => 1,
11150 
                },
11151 
              },
11152 
            },
11153 
            'entityName' => 'xland2',
11154 
          },
11155 
          'register13rv' => {
11156 
            'connections' => {
11157 
              'ce' => 'register13rv_reg_ce',
11158 
              'clk' => 'sysgen_dut_to_register24_clk_x0',
11159 
              'clr' => 'sysgen_dut_to_register24_clr_x0',
11160 
              'i' => 'sysgen_dut_to_register24_data_in_x0',
11161 
              'o' => 'from_register26_data_out',
11162 
            },
11163 
            'entity' => {
11164 
              'attributes' => {
11165 
                'entityAlreadyNetlisted' => 1,
11166 
                'generics' => [
11167 
                  [
11168 
                    'width',
11169 
                    'integer',
11170 
                    1,
11171 
                  ],
11172 
                  [
11173 
                    'init_index',
11174 
                    'integer',
11175 
                    2,
11176 
                  ],
11177 
                  [
11178 
                    'init_value',
11179 
                    'bit_vector',
11180 
                    'b"0"',
11181 
                  ],
11182 
                  [
11183 
                    'latency',
11184 
                    'integer',
11185 
                    1,
11186 
                  ],
11187 
                ],
11188 
              },
11189 
              'entityName' => 'synth_reg_w_init',
11190 
              'ports' => {
11191 
                'ce' => {
11192 
                  'direction' => 'in',
11193 
                  'hdlType' => 'std_logic',
11194 
                  'width' => 1,
11195 
                },
11196 
                'clk' => {
11197 
                  'direction' => 'in',
11198 
                  'hdlType' => 'std_logic',
11199 
                  'width' => 1,
11200 
                },
11201 
                'clr' => {
11202 
                  'direction' => 'in',
11203 
                  'hdlType' => 'std_logic',
11204 
                  'width' => 1,
11205 
                },
11206 
                'i' => {
11207 
                  'direction' => 'in',
11208 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11209 
                  'width' => 1,
11210 
                },
11211 
                'o' => {
11212 
                  'direction' => 'out',
11213 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11214 
                  'width' => 1,
11215 
                },
11216 
              },
11217 
            },
11218 
            'entityName' => 'synth_reg_w_init',
11219 
          },
11220 
          'register13rv_ce_and2_comp' => {
11221 
            'connections' => {
11222 
              'a' => 'sysgen_dut_to_register24_ce_x0',
11223 
              'b' => 'sysgen_dut_to_register24_en_x0',
11224 
              'dout' => 'register13rv_reg_ce',
11225 
            },
11226 
            'entity' => {
11227 
              'attributes' => {
11228 
                'entityAlreadyNetlisted' => 1,
11229 
              },
11230 
              'entityName' => 'xland2',
11231 
              'ports' => {
11232 
                'a' => {
11233 
                  'direction' => 'in',
11234 
                  'hdlType' => 'std_logic',
11235 
                  'width' => 1,
11236 
                },
11237 
                'b' => {
11238 
                  'direction' => 'in',
11239 
                  'hdlType' => 'std_logic',
11240 
                  'width' => 1,
11241 
                },
11242 
                'dout' => {
11243 
                  'direction' => 'out',
11244 
                  'hdlType' => 'std_logic',
11245 
                  'width' => 1,
11246 
                },
11247 
              },
11248 
            },
11249 
            'entityName' => 'xland2',
11250 
          },
11251 
          'register13td' => {
11252 
            'connections' => {
11253 
              'ce' => 'register13td_reg_ce',
11254 
              'clk' => 'sysgen_dut_to_register32_clk',
11255 
              'clr' => 'sysgen_dut_to_register32_clr',
11256 
              'i' => 'sysgen_dut_to_register32_data_in',
11257 
              'o' => 'from_register30_data_out',
11258 
            },
11259 
            'entity' => {
11260 
              'attributes' => {
11261 
                'entityAlreadyNetlisted' => 1,
11262 
                'generics' => [
11263 
                  [
11264 
                    'width',
11265 
                    'integer',
11266 
                    32,
11267 
                  ],
11268 
                  [
11269 
                    'init_index',
11270 
                    'integer',
11271 
                    2,
11272 
                  ],
11273 
                  [
11274 
                    'init_value',
11275 
                    'bit_vector',
11276 
                    'b"00000000000000000000000000000000"',
11277 
                  ],
11278 
                  [
11279 
                    'latency',
11280 
                    'integer',
11281 
                    1,
11282 
                  ],
11283 
                ],
11284 
              },
11285 
              'entityName' => 'synth_reg_w_init',
11286 
              'ports' => {
11287 
                'ce' => {
11288 
                  'direction' => 'in',
11289 
                  'hdlType' => 'std_logic',
11290 
                  'width' => 1,
11291 
                },
11292 
                'clk' => {
11293 
                  'direction' => 'in',
11294 
                  'hdlType' => 'std_logic',
11295 
                  'width' => 1,
11296 
                },
11297 
                'clr' => {
11298 
                  'direction' => 'in',
11299 
                  'hdlType' => 'std_logic',
11300 
                  'width' => 1,
11301 
                },
11302 
                'i' => {
11303 
                  'direction' => 'in',
11304 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11305 
                  'width' => 32,
11306 
                },
11307 
                'o' => {
11308 
                  'direction' => 'out',
11309 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11310 
                  'width' => 32,
11311 
                },
11312 
              },
11313 
            },
11314 
            'entityName' => 'synth_reg_w_init',
11315 
          },
11316 
          'register13td_ce_and2_comp' => {
11317 
            'connections' => {
11318 
              'a' => 'sysgen_dut_to_register32_ce',
11319 
              'b' => 'sysgen_dut_to_register32_en',
11320 
              'dout' => 'register13td_reg_ce',
11321 
            },
11322 
            'entity' => {
11323 
              'attributes' => {
11324 
                'entityAlreadyNetlisted' => 1,
11325 
              },
11326 
              'entityName' => 'xland2',
11327 
              'ports' => {
11328 
                'a' => {
11329 
                  'direction' => 'in',
11330 
                  'hdlType' => 'std_logic',
11331 
                  'width' => 1,
11332 
                },
11333 
                'b' => {
11334 
                  'direction' => 'in',
11335 
                  'hdlType' => 'std_logic',
11336 
                  'width' => 1,
11337 
                },
11338 
                'dout' => {
11339 
                  'direction' => 'out',
11340 
                  'hdlType' => 'std_logic',
11341 
                  'width' => 1,
11342 
                },
11343 
              },
11344 
            },
11345 
            'entityName' => 'xland2',
11346 
          },
11347 
          'register13tv' => {
11348 
            'connections' => {
11349 
              'ce' => 'register13tv_reg_ce',
11350 
              'clk' => 'sysgen_dut_to_register31_clk',
11351 
              'clr' => 'sysgen_dut_to_register31_clr',
11352 
              'i' => 'sysgen_dut_to_register31_data_in',
11353 
              'o' => 'from_register31_data_out',
11354 
            },
11355 
            'entity' => {
11356 
              'attributes' => {
11357 
                'entityAlreadyNetlisted' => 1,
11358 
                'generics' => [
11359 
                  [
11360 
                    'width',
11361 
                    'integer',
11362 
                    1,
11363 
                  ],
11364 
                  [
11365 
                    'init_index',
11366 
                    'integer',
11367 
                    2,
11368 
                  ],
11369 
                  [
11370 
                    'init_value',
11371 
                    'bit_vector',
11372 
                    'b"0"',
11373 
                  ],
11374 
                  [
11375 
                    'latency',
11376 
                    'integer',
11377 
                    1,
11378 
                  ],
11379 
                ],
11380 
              },
11381 
              'entityName' => 'synth_reg_w_init',
11382 
              'ports' => {
11383 
                'ce' => {
11384 
                  'direction' => 'in',
11385 
                  'hdlType' => 'std_logic',
11386 
                  'width' => 1,
11387 
                },
11388 
                'clk' => {
11389 
                  'direction' => 'in',
11390 
                  'hdlType' => 'std_logic',
11391 
                  'width' => 1,
11392 
                },
11393 
                'clr' => {
11394 
                  'direction' => 'in',
11395 
                  'hdlType' => 'std_logic',
11396 
                  'width' => 1,
11397 
                },
11398 
                'i' => {
11399 
                  'direction' => 'in',
11400 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11401 
                  'width' => 1,
11402 
                },
11403 
                'o' => {
11404 
                  'direction' => 'out',
11405 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11406 
                  'width' => 1,
11407 
                },
11408 
              },
11409 
            },
11410 
            'entityName' => 'synth_reg_w_init',
11411 
          },
11412 
          'register13tv_ce_and2_comp' => {
11413 
            'connections' => {
11414 
              'a' => 'sysgen_dut_to_register31_ce',
11415 
              'b' => 'sysgen_dut_to_register31_en',
11416 
              'dout' => 'register13tv_reg_ce',
11417 
            },
11418 
            'entity' => {
11419 
              'attributes' => {
11420 
                'entityAlreadyNetlisted' => 1,
11421 
              },
11422 
              'entityName' => 'xland2',
11423 
              'ports' => {
11424 
                'a' => {
11425 
                  'direction' => 'in',
11426 
                  'hdlType' => 'std_logic',
11427 
                  'width' => 1,
11428 
                },
11429 
                'b' => {
11430 
                  'direction' => 'in',
11431 
                  'hdlType' => 'std_logic',
11432 
                  'width' => 1,
11433 
                },
11434 
                'dout' => {
11435 
                  'direction' => 'out',
11436 
                  'hdlType' => 'std_logic',
11437 
                  'width' => 1,
11438 
                },
11439 
              },
11440 
            },
11441 
            'entityName' => 'xland2',
11442 
          },
11443 
          'register14rd' => {
11444 
            'connections' => {
11445 
              'ce' => 'register14rd_reg_ce',
11446 
              'clk' => 'sysgen_dut_to_register27_clk_x0',
11447 
              'clr' => 'sysgen_dut_to_register27_clr_x0',
11448 
              'i' => 'sysgen_dut_to_register27_data_in_x0',
11449 
              'o' => 'from_register27_data_out',
11450 
            },
11451 
            'entity' => {
11452 
              'attributes' => {
11453 
                'entityAlreadyNetlisted' => 1,
11454 
                'generics' => [
11455 
                  [
11456 
                    'width',
11457 
                    'integer',
11458 
                    32,
11459 
                  ],
11460 
                  [
11461 
                    'init_index',
11462 
                    'integer',
11463 
                    2,
11464 
                  ],
11465 
                  [
11466 
                    'init_value',
11467 
                    'bit_vector',
11468 
                    'b"00000000000000000000000000000000"',
11469 
                  ],
11470 
                  [
11471 
                    'latency',
11472 
                    'integer',
11473 
                    1,
11474 
                  ],
11475 
                ],
11476 
              },
11477 
              'entityName' => 'synth_reg_w_init',
11478 
              'ports' => {
11479 
                'ce' => {
11480 
                  'direction' => 'in',
11481 
                  'hdlType' => 'std_logic',
11482 
                  'width' => 1,
11483 
                },
11484 
                'clk' => {
11485 
                  'direction' => 'in',
11486 
                  'hdlType' => 'std_logic',
11487 
                  'width' => 1,
11488 
                },
11489 
                'clr' => {
11490 
                  'direction' => 'in',
11491 
                  'hdlType' => 'std_logic',
11492 
                  'width' => 1,
11493 
                },
11494 
                'i' => {
11495 
                  'direction' => 'in',
11496 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11497 
                  'width' => 32,
11498 
                },
11499 
                'o' => {
11500 
                  'direction' => 'out',
11501 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11502 
                  'width' => 32,
11503 
                },
11504 
              },
11505 
            },
11506 
            'entityName' => 'synth_reg_w_init',
11507 
          },
11508 
          'register14rd_ce_and2_comp' => {
11509 
            'connections' => {
11510 
              'a' => 'sysgen_dut_to_register27_ce_x0',
11511 
              'b' => 'sysgen_dut_to_register27_en_x0',
11512 
              'dout' => 'register14rd_reg_ce',
11513 
            },
11514 
            'entity' => {
11515 
              'attributes' => {
11516 
                'entityAlreadyNetlisted' => 1,
11517 
              },
11518 
              'entityName' => 'xland2',
11519 
              'ports' => {
11520 
                'a' => {
11521 
                  'direction' => 'in',
11522 
                  'hdlType' => 'std_logic',
11523 
                  'width' => 1,
11524 
                },
11525 
                'b' => {
11526 
                  'direction' => 'in',
11527 
                  'hdlType' => 'std_logic',
11528 
                  'width' => 1,
11529 
                },
11530 
                'dout' => {
11531 
                  'direction' => 'out',
11532 
                  'hdlType' => 'std_logic',
11533 
                  'width' => 1,
11534 
                },
11535 
              },
11536 
            },
11537 
            'entityName' => 'xland2',
11538 
          },
11539 
          'register14rv' => {
11540 
            'connections' => {
11541 
              'ce' => 'register14rv_reg_ce',
11542 
              'clk' => 'sysgen_dut_to_register26_clk_x0',
11543 
              'clr' => 'sysgen_dut_to_register26_clr_x0',
11544 
              'i' => 'sysgen_dut_to_register26_data_in_x0',
11545 
              'o' => 'from_register28_data_out',
11546 
            },
11547 
            'entity' => {
11548 
              'attributes' => {
11549 
                'entityAlreadyNetlisted' => 1,
11550 
                'generics' => [
11551 
                  [
11552 
                    'width',
11553 
                    'integer',
11554 
                    1,
11555 
                  ],
11556 
                  [
11557 
                    'init_index',
11558 
                    'integer',
11559 
                    2,
11560 
                  ],
11561 
                  [
11562 
                    'init_value',
11563 
                    'bit_vector',
11564 
                    'b"0"',
11565 
                  ],
11566 
                  [
11567 
                    'latency',
11568 
                    'integer',
11569 
                    1,
11570 
                  ],
11571 
                ],
11572 
              },
11573 
              'entityName' => 'synth_reg_w_init',
11574 
              'ports' => {
11575 
                'ce' => {
11576 
                  'direction' => 'in',
11577 
                  'hdlType' => 'std_logic',
11578 
                  'width' => 1,
11579 
                },
11580 
                'clk' => {
11581 
                  'direction' => 'in',
11582 
                  'hdlType' => 'std_logic',
11583 
                  'width' => 1,
11584 
                },
11585 
                'clr' => {
11586 
                  'direction' => 'in',
11587 
                  'hdlType' => 'std_logic',
11588 
                  'width' => 1,
11589 
                },
11590 
                'i' => {
11591 
                  'direction' => 'in',
11592 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11593 
                  'width' => 1,
11594 
                },
11595 
                'o' => {
11596 
                  'direction' => 'out',
11597 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11598 
                  'width' => 1,
11599 
                },
11600 
              },
11601 
            },
11602 
            'entityName' => 'synth_reg_w_init',
11603 
          },
11604 
          'register14rv_ce_and2_comp' => {
11605 
            'connections' => {
11606 
              'a' => 'sysgen_dut_to_register26_ce_x0',
11607 
              'b' => 'sysgen_dut_to_register26_en_x0',
11608 
              'dout' => 'register14rv_reg_ce',
11609 
            },
11610 
            'entity' => {
11611 
              'attributes' => {
11612 
                'entityAlreadyNetlisted' => 1,
11613 
              },
11614 
              'entityName' => 'xland2',
11615 
              'ports' => {
11616 
                'a' => {
11617 
                  'direction' => 'in',
11618 
                  'hdlType' => 'std_logic',
11619 
                  'width' => 1,
11620 
                },
11621 
                'b' => {
11622 
                  'direction' => 'in',
11623 
                  'hdlType' => 'std_logic',
11624 
                  'width' => 1,
11625 
                },
11626 
                'dout' => {
11627 
                  'direction' => 'out',
11628 
                  'hdlType' => 'std_logic',
11629 
                  'width' => 1,
11630 
                },
11631 
              },
11632 
            },
11633 
            'entityName' => 'xland2',
11634 
          },
11635 
          'register14td' => {
11636 
            'connections' => {
11637 
              'ce' => 'register14td_reg_ce',
11638 
              'clk' => 'sysgen_dut_to_register34_clk',
11639 
              'clr' => 'sysgen_dut_to_register34_clr',
11640 
              'i' => 'sysgen_dut_to_register34_data_in',
11641 
              'o' => 'from_register32_data_out',
11642 
            },
11643 
            'entity' => {
11644 
              'attributes' => {
11645 
                'entityAlreadyNetlisted' => 1,
11646 
                'generics' => [
11647 
                  [
11648 
                    'width',
11649 
                    'integer',
11650 
                    32,
11651 
                  ],
11652 
                  [
11653 
                    'init_index',
11654 
                    'integer',
11655 
                    2,
11656 
                  ],
11657 
                  [
11658 
                    'init_value',
11659 
                    'bit_vector',
11660 
                    'b"00000000000000000000000000000000"',
11661 
                  ],
11662 
                  [
11663 
                    'latency',
11664 
                    'integer',
11665 
                    1,
11666 
                  ],
11667 
                ],
11668 
              },
11669 
              'entityName' => 'synth_reg_w_init',
11670 
              'ports' => {
11671 
                'ce' => {
11672 
                  'direction' => 'in',
11673 
                  'hdlType' => 'std_logic',
11674 
                  'width' => 1,
11675 
                },
11676 
                'clk' => {
11677 
                  'direction' => 'in',
11678 
                  'hdlType' => 'std_logic',
11679 
                  'width' => 1,
11680 
                },
11681 
                'clr' => {
11682 
                  'direction' => 'in',
11683 
                  'hdlType' => 'std_logic',
11684 
                  'width' => 1,
11685 
                },
11686 
                'i' => {
11687 
                  'direction' => 'in',
11688 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11689 
                  'width' => 32,
11690 
                },
11691 
                'o' => {
11692 
                  'direction' => 'out',
11693 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11694 
                  'width' => 32,
11695 
                },
11696 
              },
11697 
            },
11698 
            'entityName' => 'synth_reg_w_init',
11699 
          },
11700 
          'register14td_ce_and2_comp' => {
11701 
            'connections' => {
11702 
              'a' => 'sysgen_dut_to_register34_ce',
11703 
              'b' => 'sysgen_dut_to_register34_en',
11704 
              'dout' => 'register14td_reg_ce',
11705 
            },
11706 
            'entity' => {
11707 
              'attributes' => {
11708 
                'entityAlreadyNetlisted' => 1,
11709 
              },
11710 
              'entityName' => 'xland2',
11711 
              'ports' => {
11712 
                'a' => {
11713 
                  'direction' => 'in',
11714 
                  'hdlType' => 'std_logic',
11715 
                  'width' => 1,
11716 
                },
11717 
                'b' => {
11718 
                  'direction' => 'in',
11719 
                  'hdlType' => 'std_logic',
11720 
                  'width' => 1,
11721 
                },
11722 
                'dout' => {
11723 
                  'direction' => 'out',
11724 
                  'hdlType' => 'std_logic',
11725 
                  'width' => 1,
11726 
                },
11727 
              },
11728 
            },
11729 
            'entityName' => 'xland2',
11730 
          },
11731 
          'register14tv' => {
11732 
            'connections' => {
11733 
              'ce' => 'register14tv_reg_ce',
11734 
              'clk' => 'sysgen_dut_to_register33_clk',
11735 
              'clr' => 'sysgen_dut_to_register33_clr',
11736 
              'i' => 'sysgen_dut_to_register33_data_in',
11737 
              'o' => 'from_register33_data_out',
11738 
            },
11739 
            'entity' => {
11740 
              'attributes' => {
11741 
                'entityAlreadyNetlisted' => 1,
11742 
                'generics' => [
11743 
                  [
11744 
                    'width',
11745 
                    'integer',
11746 
                    1,
11747 
                  ],
11748 
                  [
11749 
                    'init_index',
11750 
                    'integer',
11751 
                    2,
11752 
                  ],
11753 
                  [
11754 
                    'init_value',
11755 
                    'bit_vector',
11756 
                    'b"0"',
11757 
                  ],
11758 
                  [
11759 
                    'latency',
11760 
                    'integer',
11761 
                    1,
11762 
                  ],
11763 
                ],
11764 
              },
11765 
              'entityName' => 'synth_reg_w_init',
11766 
              'ports' => {
11767 
                'ce' => {
11768 
                  'direction' => 'in',
11769 
                  'hdlType' => 'std_logic',
11770 
                  'width' => 1,
11771 
                },
11772 
                'clk' => {
11773 
                  'direction' => 'in',
11774 
                  'hdlType' => 'std_logic',
11775 
                  'width' => 1,
11776 
                },
11777 
                'clr' => {
11778 
                  'direction' => 'in',
11779 
                  'hdlType' => 'std_logic',
11780 
                  'width' => 1,
11781 
                },
11782 
                'i' => {
11783 
                  'direction' => 'in',
11784 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11785 
                  'width' => 1,
11786 
                },
11787 
                'o' => {
11788 
                  'direction' => 'out',
11789 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11790 
                  'width' => 1,
11791 
                },
11792 
              },
11793 
            },
11794 
            'entityName' => 'synth_reg_w_init',
11795 
          },
11796 
          'register14tv_ce_and2_comp' => {
11797 
            'connections' => {
11798 
              'a' => 'sysgen_dut_to_register33_ce',
11799 
              'b' => 'sysgen_dut_to_register33_en',
11800 
              'dout' => 'register14tv_reg_ce',
11801 
            },
11802 
            'entity' => {
11803 
              'attributes' => {
11804 
                'entityAlreadyNetlisted' => 1,
11805 
              },
11806 
              'entityName' => 'xland2',
11807 
              'ports' => {
11808 
                'a' => {
11809 
                  'direction' => 'in',
11810 
                  'hdlType' => 'std_logic',
11811 
                  'width' => 1,
11812 
                },
11813 
                'b' => {
11814 
                  'direction' => 'in',
11815 
                  'hdlType' => 'std_logic',
11816 
                  'width' => 1,
11817 
                },
11818 
                'dout' => {
11819 
                  'direction' => 'out',
11820 
                  'hdlType' => 'std_logic',
11821 
                  'width' => 1,
11822 
                },
11823 
              },
11824 
            },
11825 
            'entityName' => 'xland2',
11826 
          },
11827 
          'top_level_0' => {
11828 
            'connections' => {
11829 
              'ce' => 'x',
11830 
              'clk' => 'x_x0',
11831 
              'debug_in_1i' => 'x_x1',
11832 
              'debug_in_2i' => 'x_x2',
11833 
              'debug_in_3i' => 'x_x3',
11834 
              'debug_in_4i' => 'x_x4',
11835 
              'dma_host2board_busy' => 'x_x5',
11836 
              'dma_host2board_done' => 'x_x6',
11837 
              'from_register10_data_out' => 'from_register10_data_out',
11838 
              'from_register11_data_out' => 'from_register11_data_out',
11839 
              'from_register12_data_out' => 'from_register12_data_out',
11840 
              'from_register13_data_out' => 'from_register13_data_out',
11841 
              'from_register14_data_out' => 'from_register14_data_out',
11842 
              'from_register15_data_out' => 'from_register15_data_out',
11843 
              'from_register16_data_out' => 'from_register16_data_out',
11844 
              'from_register17_data_out' => 'from_register17_data_out',
11845 
              'from_register18_data_out' => 'from_register18_data_out',
11846 
              'from_register19_data_out' => 'from_register19_data_out',
11847 
              'from_register1_data_out' => 'from_register1_data_out',
11848 
              'from_register20_data_out' => 'from_register20_data_out',
11849 
              'from_register21_data_out' => 'from_register21_data_out',
11850 
              'from_register22_data_out' => 'from_register22_data_out',
11851 
              'from_register23_data_out' => 'from_register23_data_out',
11852 
              'from_register24_data_out' => 'from_register24_data_out',
11853 
              'from_register25_data_out' => 'from_register25_data_out',
11854 
              'from_register26_data_out' => 'from_register26_data_out',
11855 
              'from_register27_data_out' => 'from_register27_data_out',
11856 
              'from_register28_data_out' => 'from_register28_data_out',
11857 
              'from_register2_data_out' => 'from_register2_data_out',
11858 
              'from_register3_data_out' => 'from_register3_data_out',
11859 
              'from_register4_data_out' => 'from_register4_data_out',
11860 
              'from_register5_data_out' => 'from_register5_data_out',
11861 
              'from_register6_data_out' => 'from_register6_data_out',
11862 
              'from_register7_data_out' => 'from_register7_data_out',
11863 
              'from_register8_data_out' => 'from_register8_data_out',
11864 
              'from_register9_data_out' => 'from_register9_data_out',
11865 
              'reg01_rd' => 'x_x7',
11866 
              'reg01_rv' => 'x_x8',
11867 
              'reg01_td' => 'x_x9',
11868 
              'reg01_tv' => 'x_x10',
11869 
              'reg02_rd' => 'x_x11',
11870 
              'reg02_rv' => 'x_x12',
11871 
              'reg02_td' => 'x_x13',
11872 
              'reg02_tv' => 'x_x14',
11873 
              'reg03_rd' => 'x_x15',
11874 
              'reg03_rv' => 'x_x16',
11875 
              'reg03_td' => 'x_x17',
11876 
              'reg03_tv' => 'x_x18',
11877 
              'reg04_rd' => 'x_x19',
11878 
              'reg04_rv' => 'x_x20',
11879 
              'reg04_td' => 'x_x21',
11880 
              'reg04_tv' => 'x_x22',
11881 
              'reg05_rd' => 'x_x23',
11882 
              'reg05_rv' => 'x_x24',
11883 
              'reg05_td' => 'x_x25',
11884 
              'reg05_tv' => 'x_x26',
11885 
              'reg06_rd' => 'x_x27',
11886 
              'reg06_rv' => 'x_x28',
11887 
              'reg06_td' => 'x_x29',
11888 
              'reg06_tv' => 'x_x30',
11889 
              'reg07_rd' => 'x_x31',
11890 
              'reg07_rv' => 'x_x32',
11891 
              'reg07_td' => 'x_x33',
11892 
              'reg07_tv' => 'x_x34',
11893 
              'reg08_rd' => 'x_x35',
11894 
              'reg08_rv' => 'x_x36',
11895 
              'reg08_td' => 'x_x37',
11896 
              'reg08_tv' => 'x_x38',
11897 
              'reg09_rd' => 'x_x39',
11898 
              'reg09_rv' => 'x_x40',
11899 
              'reg09_td' => 'x_x41',
11900 
              'reg09_tv' => 'x_x42',
11901 
              'reg10_rd' => 'x_x43',
11902 
              'reg10_rv' => 'x_x44',
11903 
              'reg10_td' => 'x_x45',
11904 
              'reg10_tv' => 'x_x46',
11905 
              'reg11_rd' => 'x_x47',
11906 
              'reg11_rv' => 'x_x48',
11907 
              'reg11_td' => 'x_x49',
11908 
              'reg11_tv' => 'x_x50',
11909 
              'reg12_rd' => 'x_x51',
11910 
              'reg12_rv' => 'x_x52',
11911 
              'reg12_td' => 'x_x53',
11912 
              'reg12_tv' => 'x_x54',
11913 
              'reg13_rd' => 'x_x55',
11914 
              'reg13_rv' => 'x_x56',
11915 
              'reg13_td' => 'x_x57',
11916 
              'reg13_tv' => 'x_x58',
11917 
              'reg14_rd' => 'x_x59',
11918 
              'reg14_rv' => 'x_x60',
11919 
              'reg14_td' => 'x_x61',
11920 
              'reg14_tv' => 'x_x62',
11921 
              'to_register10_ce' => 'sysgen_dut_to_register10_ce',
11922 
              'to_register10_clk' => 'sysgen_dut_to_register10_clk',
11923 
              'to_register10_clr' => 'sysgen_dut_to_register10_clr',
11924 
              'to_register10_data_in' => 'sysgen_dut_to_register10_data_in',
11925 
              'to_register10_dout' => 'from_register10_data_out_x0',
11926 
              'to_register10_en' => 'sysgen_dut_to_register10_en',
11927 
              'to_register11_ce' => 'sysgen_dut_to_register11_ce',
11928 
              'to_register11_clk' => 'sysgen_dut_to_register11_clk',
11929 
              'to_register11_clr' => 'sysgen_dut_to_register11_clr',
11930 
              'to_register11_data_in' => 'sysgen_dut_to_register11_data_in',
11931 
              'to_register11_dout' => 'from_register9_data_out_x0',
11932 
              'to_register11_en' => 'sysgen_dut_to_register11_en',
11933 
              'to_register12_ce' => 'sysgen_dut_to_register12_ce',
11934 
              'to_register12_clk' => 'sysgen_dut_to_register12_clk',
11935 
              'to_register12_clr' => 'sysgen_dut_to_register12_clr',
11936 
              'to_register12_data_in' => 'sysgen_dut_to_register12_data_in',
11937 
              'to_register12_dout' => 'from_register12_data_out_x0',
11938 
              'to_register12_en' => 'sysgen_dut_to_register12_en',
11939 
              'to_register13_ce' => 'sysgen_dut_to_register13_ce',
11940 
              'to_register13_clk' => 'sysgen_dut_to_register13_clk',
11941 
              'to_register13_clr' => 'sysgen_dut_to_register13_clr',
11942 
              'to_register13_data_in' => 'sysgen_dut_to_register13_data_in',
11943 
              'to_register13_dout' => 'from_register11_data_out_x0',
11944 
              'to_register13_en' => 'sysgen_dut_to_register13_en',
11945 
              'to_register14_ce' => 'sysgen_dut_to_register14_ce',
11946 
              'to_register14_clk' => 'sysgen_dut_to_register14_clk',
11947 
              'to_register14_clr' => 'sysgen_dut_to_register14_clr',
11948 
              'to_register14_data_in' => 'sysgen_dut_to_register14_data_in',
11949 
              'to_register14_dout' => 'from_register14_data_out_x0',
11950 
              'to_register14_en' => 'sysgen_dut_to_register14_en',
11951 
              'to_register15_ce' => 'sysgen_dut_to_register15_ce',
11952 
              'to_register15_clk' => 'sysgen_dut_to_register15_clk',
11953 
              'to_register15_clr' => 'sysgen_dut_to_register15_clr',
11954 
              'to_register15_data_in' => 'sysgen_dut_to_register15_data_in',
11955 
              'to_register15_dout' => 'from_register13_data_out_x0',
11956 
              'to_register15_en' => 'sysgen_dut_to_register15_en',
11957 
              'to_register16_ce' => 'sysgen_dut_to_register16_ce',
11958 
              'to_register16_clk' => 'sysgen_dut_to_register16_clk',
11959 
              'to_register16_clr' => 'sysgen_dut_to_register16_clr',
11960 
              'to_register16_data_in' => 'sysgen_dut_to_register16_data_in',
11961 
              'to_register16_dout' => 'from_register18_data_out_x0',
11962 
              'to_register16_en' => 'sysgen_dut_to_register16_en',
11963 
              'to_register17_ce' => 'sysgen_dut_to_register17_ce',
11964 
              'to_register17_clk' => 'sysgen_dut_to_register17_clk',
11965 
              'to_register17_clr' => 'sysgen_dut_to_register17_clr',
11966 
              'to_register17_data_in' => 'sysgen_dut_to_register17_data_in',
11967 
              'to_register17_dout' => 'from_register17_data_out_x0',
11968 
              'to_register17_en' => 'sysgen_dut_to_register17_en',
11969 
              'to_register18_ce' => 'sysgen_dut_to_register18_ce',
11970 
              'to_register18_clk' => 'sysgen_dut_to_register18_clk',
11971 
              'to_register18_clr' => 'sysgen_dut_to_register18_clr',
11972 
              'to_register18_data_in' => 'sysgen_dut_to_register18_data_in',
11973 
              'to_register18_dout' => 'from_register16_data_out_x0',
11974 
              'to_register18_en' => 'sysgen_dut_to_register18_en',
11975 
              'to_register19_ce' => 'sysgen_dut_to_register19_ce',
11976 
              'to_register19_clk' => 'sysgen_dut_to_register19_clk',
11977 
              'to_register19_clr' => 'sysgen_dut_to_register19_clr',
11978 
              'to_register19_data_in' => 'sysgen_dut_to_register19_data_in',
11979 
              'to_register19_dout' => 'from_register15_data_out_x0',
11980 
              'to_register19_en' => 'sysgen_dut_to_register19_en',
11981 
              'to_register1_ce' => 'sysgen_dut_to_register1_ce',
11982 
              'to_register1_clk' => 'sysgen_dut_to_register1_clk',
11983 
              'to_register1_clr' => 'sysgen_dut_to_register1_clr',
11984 
              'to_register1_data_in' => 'sysgen_dut_to_register1_data_in',
11985 
              'to_register1_dout' => 'from_register1_data_out_x0',
11986 
              'to_register1_en' => 'sysgen_dut_to_register1_en',
11987 
              'to_register20_ce' => 'sysgen_dut_to_register20_ce',
11988 
              'to_register20_clk' => 'sysgen_dut_to_register20_clk',
11989 
              'to_register20_clr' => 'sysgen_dut_to_register20_clr',
11990 
              'to_register20_data_in' => 'sysgen_dut_to_register20_data_in',
11991 
              'to_register20_dout' => 'from_register19_data_out_x0',
11992 
              'to_register20_en' => 'sysgen_dut_to_register20_en',
11993 
              'to_register21_ce' => 'sysgen_dut_to_register21_ce',
11994 
              'to_register21_clk' => 'sysgen_dut_to_register21_clk',
11995 
              'to_register21_clr' => 'sysgen_dut_to_register21_clr',
11996 
              'to_register21_data_in' => 'sysgen_dut_to_register21_data_in',
11997 
              'to_register21_dout' => 'from_register23_data_out_x0',
11998 
              'to_register21_en' => 'sysgen_dut_to_register21_en',
11999 
              'to_register22_ce' => 'sysgen_dut_to_register22_ce',
12000 
              'to_register22_clk' => 'sysgen_dut_to_register22_clk',
12001 
              'to_register22_clr' => 'sysgen_dut_to_register22_clr',
12002 
              'to_register22_data_in' => 'sysgen_dut_to_register22_data_in',
12003 
              'to_register22_dout' => 'from_register22_data_out_x0',
12004 
              'to_register22_en' => 'sysgen_dut_to_register22_en',
12005 
              'to_register23_ce' => 'sysgen_dut_to_register23_ce',
12006 
              'to_register23_clk' => 'sysgen_dut_to_register23_clk',
12007 
              'to_register23_clr' => 'sysgen_dut_to_register23_clr',
12008 
              'to_register23_data_in' => 'sysgen_dut_to_register23_data_in',
12009 
              'to_register23_dout' => 'from_register25_data_out_x0',
12010 
              'to_register23_en' => 'sysgen_dut_to_register23_en',
12011 
              'to_register24_ce' => 'sysgen_dut_to_register24_ce',
12012 
              'to_register24_clk' => 'sysgen_dut_to_register24_clk',
12013 
              'to_register24_clr' => 'sysgen_dut_to_register24_clr',
12014 
              'to_register24_data_in' => 'sysgen_dut_to_register24_data_in',
12015 
              'to_register24_dout' => 'from_register24_data_out_x0',
12016 
              'to_register24_en' => 'sysgen_dut_to_register24_en',
12017 
              'to_register25_ce' => 'sysgen_dut_to_register25_ce',
12018 
              'to_register25_clk' => 'sysgen_dut_to_register25_clk',
12019 
              'to_register25_clr' => 'sysgen_dut_to_register25_clr',
12020 
              'to_register25_data_in' => 'sysgen_dut_to_register25_data_in',
12021 
              'to_register25_dout' => 'from_register21_data_out_x0',
12022 
              'to_register25_en' => 'sysgen_dut_to_register25_en',
12023 
              'to_register26_ce' => 'sysgen_dut_to_register26_ce',
12024 
              'to_register26_clk' => 'sysgen_dut_to_register26_clk',
12025 
              'to_register26_clr' => 'sysgen_dut_to_register26_clr',
12026 
              'to_register26_data_in' => 'sysgen_dut_to_register26_data_in',
12027 
              'to_register26_dout' => 'from_register20_data_out_x0',
12028 
              'to_register26_en' => 'sysgen_dut_to_register26_en',
12029 
              'to_register27_ce' => 'sysgen_dut_to_register27_ce',
12030 
              'to_register27_clk' => 'sysgen_dut_to_register27_clk',
12031 
              'to_register27_clr' => 'sysgen_dut_to_register27_clr',
12032 
              'to_register27_data_in' => 'sysgen_dut_to_register27_data_in',
12033 
              'to_register27_dout' => 'from_register27_data_out_x0',
12034 
              'to_register27_en' => 'sysgen_dut_to_register27_en',
12035 
              'to_register28_ce' => 'sysgen_dut_to_register28_ce',
12036 
              'to_register28_clk' => 'sysgen_dut_to_register28_clk',
12037 
              'to_register28_clr' => 'sysgen_dut_to_register28_clr',
12038 
              'to_register28_data_in' => 'sysgen_dut_to_register28_data_in',
12039 
              'to_register28_dout' => 'from_register26_data_out_x0',
12040 
              'to_register28_en' => 'sysgen_dut_to_register28_en',
12041 
              'to_register29_ce' => 'sysgen_dut_to_register29_ce',
12042 
              'to_register29_clk' => 'sysgen_dut_to_register29_clk',
12043 
              'to_register29_clr' => 'sysgen_dut_to_register29_clr',
12044 
              'to_register29_data_in' => 'sysgen_dut_to_register29_data_in',
12045 
              'to_register29_dout' => 'from_register29_data_out',
12046 
              'to_register29_en' => 'sysgen_dut_to_register29_en',
12047 
              'to_register2_ce' => 'sysgen_dut_to_register2_ce',
12048 
              'to_register2_clk' => 'sysgen_dut_to_register2_clk',
12049 
              'to_register2_clr' => 'sysgen_dut_to_register2_clr',
12050 
              'to_register2_data_in' => 'sysgen_dut_to_register2_data_in',
12051 
              'to_register2_dout' => 'from_register2_data_out_x0',
12052 
              'to_register2_en' => 'sysgen_dut_to_register2_en',
12053 
              'to_register30_ce' => 'sysgen_dut_to_register30_ce',
12054 
              'to_register30_clk' => 'sysgen_dut_to_register30_clk',
12055 
              'to_register30_clr' => 'sysgen_dut_to_register30_clr',
12056 
              'to_register30_data_in' => 'sysgen_dut_to_register30_data_in',
12057 
              'to_register30_dout' => 'from_register28_data_out_x0',
12058 
              'to_register30_en' => 'sysgen_dut_to_register30_en',
12059 
              'to_register31_ce' => 'sysgen_dut_to_register31_ce',
12060 
              'to_register31_clk' => 'sysgen_dut_to_register31_clk',
12061 
              'to_register31_clr' => 'sysgen_dut_to_register31_clr',
12062 
              'to_register31_data_in' => 'sysgen_dut_to_register31_data_in',
12063 
              'to_register31_dout' => 'from_register31_data_out',
12064 
              'to_register31_en' => 'sysgen_dut_to_register31_en',
12065 
              'to_register32_ce' => 'sysgen_dut_to_register32_ce',
12066 
              'to_register32_clk' => 'sysgen_dut_to_register32_clk',
12067 
              'to_register32_clr' => 'sysgen_dut_to_register32_clr',
12068 
              'to_register32_data_in' => 'sysgen_dut_to_register32_data_in',
12069 
              'to_register32_dout' => 'from_register30_data_out',
12070 
              'to_register32_en' => 'sysgen_dut_to_register32_en',
12071 
              'to_register33_ce' => 'sysgen_dut_to_register33_ce',
12072 
              'to_register33_clk' => 'sysgen_dut_to_register33_clk',
12073 
              'to_register33_clr' => 'sysgen_dut_to_register33_clr',
12074 
              'to_register33_data_in' => 'sysgen_dut_to_register33_data_in',
12075 
              'to_register33_dout' => 'from_register33_data_out',
12076 
              'to_register33_en' => 'sysgen_dut_to_register33_en',
12077 
              'to_register34_ce' => 'sysgen_dut_to_register34_ce',
12078 
              'to_register34_clk' => 'sysgen_dut_to_register34_clk',
12079 
              'to_register34_clr' => 'sysgen_dut_to_register34_clr',
12080 
              'to_register34_data_in' => 'sysgen_dut_to_register34_data_in',
12081 
              'to_register34_dout' => 'from_register32_data_out',
12082 
              'to_register34_en' => 'sysgen_dut_to_register34_en',
12083 
              'to_register3_ce' => 'sysgen_dut_to_register3_ce',
12084 
              'to_register3_clk' => 'sysgen_dut_to_register3_clk',
12085 
              'to_register3_clr' => 'sysgen_dut_to_register3_clr',
12086 
              'to_register3_data_in' => 'sysgen_dut_to_register3_data_in',
12087 
              'to_register3_dout' => 'from_register4_data_out_x0',
12088 
              'to_register3_en' => 'sysgen_dut_to_register3_en',
12089 
              'to_register4_ce' => 'sysgen_dut_to_register4_ce',
12090 
              'to_register4_clk' => 'sysgen_dut_to_register4_clk',
12091 
              'to_register4_clr' => 'sysgen_dut_to_register4_clr',
12092 
              'to_register4_data_in' => 'sysgen_dut_to_register4_data_in',
12093 
              'to_register4_dout' => 'from_register6_data_out_x0',
12094 
              'to_register4_en' => 'sysgen_dut_to_register4_en',
12095 
              'to_register5_ce' => 'sysgen_dut_to_register5_ce',
12096 
              'to_register5_clk' => 'sysgen_dut_to_register5_clk',
12097 
              'to_register5_clr' => 'sysgen_dut_to_register5_clr',
12098 
              'to_register5_data_in' => 'sysgen_dut_to_register5_data_in',
12099 
              'to_register5_dout' => 'from_register5_data_out_x0',
12100 
              'to_register5_en' => 'sysgen_dut_to_register5_en',
12101 
              'to_register6_ce' => 'sysgen_dut_to_register6_ce',
12102 
              'to_register6_clk' => 'sysgen_dut_to_register6_clk',
12103 
              'to_register6_clr' => 'sysgen_dut_to_register6_clr',
12104 
              'to_register6_data_in' => 'sysgen_dut_to_register6_data_in',
12105 
              'to_register6_dout' => 'from_register_data_out',
12106 
              'to_register6_en' => 'sysgen_dut_to_register6_en',
12107 
              'to_register7_ce' => 'sysgen_dut_to_register7_ce',
12108 
              'to_register7_clk' => 'sysgen_dut_to_register7_clk',
12109 
              'to_register7_clr' => 'sysgen_dut_to_register7_clr',
12110 
              'to_register7_data_in' => 'sysgen_dut_to_register7_data_in',
12111 
              'to_register7_dout' => 'from_register3_data_out_x0',
12112 
              'to_register7_en' => 'sysgen_dut_to_register7_en',
12113 
              'to_register8_ce' => 'sysgen_dut_to_register8_ce',
12114 
              'to_register8_clk' => 'sysgen_dut_to_register8_clk',
12115 
              'to_register8_clr' => 'sysgen_dut_to_register8_clr',
12116 
              'to_register8_data_in' => 'sysgen_dut_to_register8_data_in',
12117 
              'to_register8_dout' => 'from_register8_data_out_x0',
12118 
              'to_register8_en' => 'sysgen_dut_to_register8_en',
12119 
              'to_register9_ce' => 'sysgen_dut_to_register9_ce',
12120 
              'to_register9_clk' => 'sysgen_dut_to_register9_clk',
12121 
              'to_register9_clr' => 'sysgen_dut_to_register9_clr',
12122 
              'to_register9_data_in' => 'sysgen_dut_to_register9_data_in',
12123 
              'to_register9_dout' => 'from_register7_data_out_x0',
12124 
              'to_register9_en' => 'sysgen_dut_to_register9_en',
12125 
            },
12126 
            'entity' => {
12127 
              'attributes' => {
12128 
                'entityAlreadyNetlisted' => 1,
12129 
                'hdlArchAttributes' => [
12130 
                ],
12131 
                'hdlCompAttributes' => [
12132 
                  [
12133 
                    'syn_black_box',
12134 
                    'boolean',
12135 
                    'true',
12136 
                  ],
12137 
                  [
12138 
                    'box_type',
12139 
                    'string',
12140 
                    '"black_box"',
12141 
                  ],
12142 
                ],
12143 
                'hdlEntityAttributes' => [
12144 
                ],
12145 
                'isClkWrapper' => 1,
12146 
                'needsComponentDeclaration' => 1,
12147 
              },
12148 
              'connections' => {
12149 
                'clk' => 'clkNet',
12150 
                'debug_in_1i' => 'debug_in_1i_net',
12151 
                'debug_in_2i' => 'debug_in_2i_net',
12152 
                'debug_in_3i' => 'debug_in_3i_net',
12153 
                'debug_in_4i' => 'debug_in_4i_net',
12154 
                'dma_host2board_busy' => 'dma_host2board_busy_net',
12155 
                'dma_host2board_done' => 'dma_host2board_done_net',
12156 
                'from_register10_data_out' => 'from_register10_data_out_net',
12157 
                'from_register11_data_out' => 'from_register11_data_out_net',
12158 
                'from_register12_data_out' => 'from_register12_data_out_net',
12159 
                'from_register13_data_out' => 'from_register13_data_out_net',
12160 
                'from_register14_data_out' => 'from_register14_data_out_net',
12161 
                'from_register15_data_out' => 'from_register15_data_out_net',
12162 
                'from_register16_data_out' => 'from_register16_data_out_net',
12163 
                'from_register17_data_out' => 'from_register17_data_out_net',
12164 
                'from_register18_data_out' => 'from_register18_data_out_net',
12165 
                'from_register19_data_out' => 'from_register19_data_out_net',
12166 
                'from_register1_data_out' => 'from_register1_data_out_net',
12167 
                'from_register20_data_out' => 'from_register20_data_out_net',
12168 
                'from_register21_data_out' => 'from_register21_data_out_net',
12169 
                'from_register22_data_out' => 'from_register22_data_out_net',
12170 
                'from_register23_data_out' => 'from_register23_data_out_net',
12171 
                'from_register24_data_out' => 'from_register24_data_out_net',
12172 
                'from_register25_data_out' => 'from_register25_data_out_net',
12173 
                'from_register26_data_out' => 'from_register26_data_out_net',
12174 
                'from_register27_data_out' => 'from_register27_data_out_net',
12175 
                'from_register28_data_out' => 'from_register28_data_out_net',
12176 
                'from_register2_data_out' => 'from_register2_data_out_net',
12177 
                'from_register3_data_out' => 'from_register3_data_out_net',
12178 
                'from_register4_data_out' => 'from_register4_data_out_net',
12179 
                'from_register5_data_out' => 'from_register5_data_out_net',
12180 
                'from_register6_data_out' => 'from_register6_data_out_net',
12181 
                'from_register7_data_out' => 'from_register7_data_out_net',
12182 
                'from_register8_data_out' => 'from_register8_data_out_net',
12183 
                'from_register9_data_out' => 'from_register9_data_out_net',
12184 
                'reg01_rd' => 'from_register3_data_out_net_x0',
12185 
                'reg01_rv' => 'from_register1_data_out_net_x0',
12186 
                'reg01_td' => 'reg01_td_net',
12187 
                'reg01_tv' => 'reg01_tv_net',
12188 
                'reg02_rd' => 'from_register5_data_out_net_x0',
12189 
                'reg02_rv' => 'from_register2_data_out_net_x0',
12190 
                'reg02_td' => 'reg02_td_net',
12191 
                'reg02_tv' => 'reg02_tv_net',
12192 
                'reg03_rd' => 'from_register7_data_out_net_x0',
12193 
                'reg03_rv' => 'from_register6_data_out_net_x0',
12194 
                'reg03_td' => 'reg03_td_net',
12195 
                'reg03_tv' => 'reg03_tv_net',
12196 
                'reg04_rd' => 'from_register8_data_out_net_x0',
12197 
                'reg04_rv' => 'from_register4_data_out_net_x0',
12198 
                'reg04_td' => 'reg04_td_net',
12199 
                'reg04_tv' => 'reg04_tv_net',
12200 
                'reg05_rd' => 'from_register10_data_out_net_x0',
12201 
                'reg05_rv' => 'from_register9_data_out_net_x0',
12202 
                'reg05_td' => 'reg05_td_net',
12203 
                'reg05_tv' => 'reg05_tv_net',
12204 
                'reg06_rd' => 'from_register11_data_out_net_x0',
12205 
                'reg06_rv' => 'from_register12_data_out_net_x0',
12206 
                'reg06_td' => 'reg06_td_net',
12207 
                'reg06_tv' => 'reg06_tv_net',
12208 
                'reg07_rd' => 'from_register13_data_out_net_x0',
12209 
                'reg07_rv' => 'from_register14_data_out_net_x0',
12210 
                'reg07_td' => 'reg07_td_net',
12211 
                'reg07_tv' => 'reg07_tv_net',
12212 
                'reg08_rd' => 'from_register15_data_out_net_x0',
12213 
                'reg08_rv' => 'from_register16_data_out_net_x0',
12214 
                'reg08_td' => 'reg08_td_net',
12215 
                'reg08_tv' => 'reg08_tv_net',
12216 
                'reg09_rd' => 'from_register17_data_out_net_x0',
12217 
                'reg09_rv' => 'from_register18_data_out_net_x0',
12218 
                'reg09_td' => 'reg09_td_net',
12219 
                'reg09_tv' => 'reg09_tv_net',
12220 
                'reg10_rd' => 'from_register19_data_out_net_x0',
12221 
                'reg10_rv' => 'from_register20_data_out_net_x0',
12222 
                'reg10_td' => 'reg10_td_net',
12223 
                'reg10_tv' => 'reg10_tv_net',
12224 
                'reg11_rd' => 'from_register21_data_out_net_x0',
12225 
                'reg11_rv' => 'from_register22_data_out_net_x0',
12226 
                'reg11_td' => 'reg11_td_net',
12227 
                'reg11_tv' => 'reg11_tv_net',
12228 
                'reg12_rd' => 'from_register23_data_out_net_x0',
12229 
                'reg12_rv' => 'from_register24_data_out_net_x0',
12230 
                'reg12_td' => 'reg12_td_net',
12231 
                'reg12_tv' => 'reg12_tv_net',
12232 
                'reg13_rd' => 'from_register25_data_out_net_x0',
12233 
                'reg13_rv' => 'from_register26_data_out_net_x0',
12234 
                'reg13_td' => 'reg13_td_net',
12235 
                'reg13_tv' => 'reg13_tv_net',
12236 
                'reg14_rd' => 'from_register27_data_out_net_x0',
12237 
                'reg14_rv' => 'from_register28_data_out_net_x0',
12238 
                'reg14_td' => 'reg14_td_net',
12239 
                'reg14_tv' => 'reg14_tv_net',
12240 
                'to_register10_ce' => 'ce_1_sg',
12241 
                'to_register10_clk' => 'clk_1_sg',
12242 
                'to_register10_clr' => [
12243 
                  'constant',
12244 
                  '\'0\'',
12245 
                ],
12246 
                'to_register10_data_in' => 'reg04_tv_net_x0',
12247 
                'to_register10_dout' => 'to_register10_dout_net',
12248 
                'to_register10_en' => 'constant5_op_net_x1',
12249 
                'to_register11_ce' => 'ce_1_sg',
12250 
                'to_register11_clk' => 'clk_1_sg',
12251 
                'to_register11_clr' => [
12252 
                  'constant',
12253 
                  '\'0\'',
12254 
                ],
12255 
                'to_register11_data_in' => 'reg04_td_net_x0',
12256 
                'to_register11_dout' => 'to_register11_dout_net',
12257 
                'to_register11_en' => 'constant5_op_net_x2',
12258 
                'to_register12_ce' => 'ce_1_sg',
12259 
                'to_register12_clk' => 'clk_1_sg',
12260 
                'to_register12_clr' => [
12261 
                  'constant',
12262 
                  '\'0\'',
12263 
                ],
12264 
                'to_register12_data_in' => 'reg05_tv_net_x0',
12265 
                'to_register12_dout' => 'to_register12_dout_net',
12266 
                'to_register12_en' => 'constant5_op_net_x3',
12267 
                'to_register13_ce' => 'ce_1_sg',
12268 
                'to_register13_clk' => 'clk_1_sg',
12269 
                'to_register13_clr' => [
12270 
                  'constant',
12271 
                  '\'0\'',
12272 
                ],
12273 
                'to_register13_data_in' => 'reg05_td_net_x0',
12274 
                'to_register13_dout' => 'to_register13_dout_net',
12275 
                'to_register13_en' => 'constant5_op_net_x4',
12276 
                'to_register14_ce' => 'ce_1_sg',
12277 
                'to_register14_clk' => 'clk_1_sg',
12278 
                'to_register14_clr' => [
12279 
                  'constant',
12280 
                  '\'0\'',
12281 
                ],
12282 
                'to_register14_data_in' => 'reg06_tv_net_x0',
12283 
                'to_register14_dout' => 'to_register14_dout_net',
12284 
                'to_register14_en' => 'constant5_op_net_x5',
12285 
                'to_register15_ce' => 'ce_1_sg',
12286 
                'to_register15_clk' => 'clk_1_sg',
12287 
                'to_register15_clr' => [
12288 
                  'constant',
12289 
                  '\'0\'',
12290 
                ],
12291 
                'to_register15_data_in' => 'reg06_td_net_x0',
12292 
                'to_register15_dout' => 'to_register15_dout_net',
12293 
                'to_register15_en' => 'constant5_op_net_x6',
12294 
                'to_register16_ce' => 'ce_1_sg',
12295 
                'to_register16_clk' => 'clk_1_sg',
12296 
                'to_register16_clr' => [
12297 
                  'constant',
12298 
                  '\'0\'',
12299 
                ],
12300 
                'to_register16_data_in' => 'reg07_tv_net_x0',
12301 
                'to_register16_dout' => 'to_register16_dout_net',
12302 
                'to_register16_en' => 'constant5_op_net_x7',
12303 
                'to_register17_ce' => 'ce_1_sg',
12304 
                'to_register17_clk' => 'clk_1_sg',
12305 
                'to_register17_clr' => [
12306 
                  'constant',
12307 
                  '\'0\'',
12308 
                ],
12309 
                'to_register17_data_in' => 'reg07_td_net_x0',
12310 
                'to_register17_dout' => 'to_register17_dout_net',
12311 
                'to_register17_en' => 'constant5_op_net_x8',
12312 
                'to_register18_ce' => 'ce_1_sg',
12313 
                'to_register18_clk' => 'clk_1_sg',
12314 
                'to_register18_clr' => [
12315 
                  'constant',
12316 
                  '\'0\'',
12317 
                ],
12318 
                'to_register18_data_in' => 'dma_host2board_busy_net_x0',
12319 
                'to_register18_dout' => 'to_register18_dout_net',
12320 
                'to_register18_en' => 'constant5_op_net_x9',
12321 
                'to_register19_ce' => 'ce_1_sg',
12322 
                'to_register19_clk' => 'clk_1_sg',
12323 
                'to_register19_clr' => [
12324 
                  'constant',
12325 
                  '\'0\'',
12326 
                ],
12327 
                'to_register19_data_in' => 'dma_host2board_done_net_x0',
12328 
                'to_register19_dout' => 'to_register19_dout_net',
12329 
                'to_register19_en' => 'constant5_op_net_x10',
12330 
                'to_register1_ce' => 'ce_1_sg',
12331 
                'to_register1_clk' => 'clk_1_sg',
12332 
                'to_register1_clr' => [
12333 
                  'constant',
12334 
                  '\'0\'',
12335 
                ],
12336 
                'to_register1_data_in' => 'debug_in_2i_net_x0',
12337 
                'to_register1_dout' => 'to_register1_dout_net',
12338 
                'to_register1_en' => 'constant5_op_net_x0',
12339 
                'to_register20_ce' => 'ce_1_sg',
12340 
                'to_register20_clk' => 'clk_1_sg',
12341 
                'to_register20_clr' => [
12342 
                  'constant',
12343 
                  '\'0\'',
12344 
                ],
12345 
                'to_register20_data_in' => 'debug_in_4i_net_x0',
12346 
                'to_register20_dout' => 'to_register20_dout_net',
12347 
                'to_register20_en' => 'constant5_op_net_x12',
12348 
                'to_register21_ce' => 'ce_1_sg',
12349 
                'to_register21_clk' => 'clk_1_sg',
12350 
                'to_register21_clr' => [
12351 
                  'constant',
12352 
                  '\'0\'',
12353 
                ],
12354 
                'to_register21_data_in' => 'reg09_tv_net_x0',
12355 
                'to_register21_dout' => 'to_register21_dout_net',
12356 
                'to_register21_en' => 'constant1_op_net_x0',
12357 
                'to_register22_ce' => 'ce_1_sg',
12358 
                'to_register22_clk' => 'clk_1_sg',
12359 
                'to_register22_clr' => [
12360 
                  'constant',
12361 
                  '\'0\'',
12362 
                ],
12363 
                'to_register22_data_in' => 'reg09_td_net_x0',
12364 
                'to_register22_dout' => 'to_register22_dout_net',
12365 
                'to_register22_en' => 'constant1_op_net_x1',
12366 
                'to_register23_ce' => 'ce_1_sg',
12367 
                'to_register23_clk' => 'clk_1_sg',
12368 
                'to_register23_clr' => [
12369 
                  'constant',
12370 
                  '\'0\'',
12371 
                ],
12372 
                'to_register23_data_in' => 'reg10_tv_net_x0',
12373 
                'to_register23_dout' => 'to_register23_dout_net',
12374 
                'to_register23_en' => 'constant1_op_net_x2',
12375 
                'to_register24_ce' => 'ce_1_sg',
12376 
                'to_register24_clk' => 'clk_1_sg',
12377 
                'to_register24_clr' => [
12378 
                  'constant',
12379 
                  '\'0\'',
12380 
                ],
12381 
                'to_register24_data_in' => 'reg10_td_net_x0',
12382 
                'to_register24_dout' => 'to_register24_dout_net',
12383 
                'to_register24_en' => 'constant1_op_net_x3',
12384 
                'to_register25_ce' => 'ce_1_sg',
12385 
                'to_register25_clk' => 'clk_1_sg',
12386 
                'to_register25_clr' => [
12387 
                  'constant',
12388 
                  '\'0\'',
12389 
                ],
12390 
                'to_register25_data_in' => 'reg08_tv_net_x0',
12391 
                'to_register25_dout' => 'to_register25_dout_net',
12392 
                'to_register25_en' => 'constant1_op_net_x4',
12393 
                'to_register26_ce' => 'ce_1_sg',
12394 
                'to_register26_clk' => 'clk_1_sg',
12395 
                'to_register26_clr' => [
12396 
                  'constant',
12397 
                  '\'0\'',
12398 
                ],
12399 
                'to_register26_data_in' => 'reg08_td_net_x0',
12400 
                'to_register26_dout' => 'to_register26_dout_net',
12401 
                'to_register26_en' => 'constant1_op_net_x5',
12402 
                'to_register27_ce' => 'ce_1_sg',
12403 
                'to_register27_clk' => 'clk_1_sg',
12404 
                'to_register27_clr' => [
12405 
                  'constant',
12406 
                  '\'0\'',
12407 
                ],
12408 
                'to_register27_data_in' => 'reg11_tv_net_x0',
12409 
                'to_register27_dout' => 'to_register27_dout_net',
12410 
                'to_register27_en' => 'constant1_op_net_x6',
12411 
                'to_register28_ce' => 'ce_1_sg',
12412 
                'to_register28_clk' => 'clk_1_sg',
12413 
                'to_register28_clr' => [
12414 
                  'constant',
12415 
                  '\'0\'',
12416 
                ],
12417 
                'to_register28_data_in' => 'reg11_td_net_x0',
12418 
                'to_register28_dout' => 'to_register28_dout_net',
12419 
                'to_register28_en' => 'constant1_op_net_x7',
12420 
                'to_register29_ce' => 'ce_1_sg',
12421 
                'to_register29_clk' => 'clk_1_sg',
12422 
                'to_register29_clr' => [
12423 
                  'constant',
12424 
                  '\'0\'',
12425 
                ],
12426 
                'to_register29_data_in' => 'reg12_tv_net_x0',
12427 
                'to_register29_dout' => 'to_register29_dout_net',
12428 
                'to_register29_en' => 'constant1_op_net_x8',
12429 
                'to_register2_ce' => 'ce_1_sg',
12430 
                'to_register2_clk' => 'clk_1_sg',
12431 
                'to_register2_clr' => [
12432 
                  'constant',
12433 
                  '\'0\'',
12434 
                ],
12435 
                'to_register2_data_in' => 'debug_in_3i_net_x0',
12436 
                'to_register2_dout' => 'to_register2_dout_net',
12437 
                'to_register2_en' => 'constant5_op_net_x11',
12438 
                'to_register30_ce' => 'ce_1_sg',
12439 
                'to_register30_clk' => 'clk_1_sg',
12440 
                'to_register30_clr' => [
12441 
                  'constant',
12442 
                  '\'0\'',
12443 
                ],
12444 
                'to_register30_data_in' => 'reg12_td_net_x0',
12445 
                'to_register30_dout' => 'to_register30_dout_net',
12446 
                'to_register30_en' => 'constant1_op_net_x9',
12447 
                'to_register31_ce' => 'ce_1_sg',
12448 
                'to_register31_clk' => 'clk_1_sg',
12449 
                'to_register31_clr' => [
12450 
                  'constant',
12451 
                  '\'0\'',
12452 
                ],
12453 
                'to_register31_data_in' => 'reg13_tv_net_x0',
12454 
                'to_register31_dout' => 'to_register31_dout_net',
12455 
                'to_register31_en' => 'constant1_op_net_x10',
12456 
                'to_register32_ce' => 'ce_1_sg',
12457 
                'to_register32_clk' => 'clk_1_sg',
12458 
                'to_register32_clr' => [
12459 
                  'constant',
12460 
                  '\'0\'',
12461 
                ],
12462 
                'to_register32_data_in' => 'reg13_td_net_x0',
12463 
                'to_register32_dout' => 'to_register32_dout_net',
12464 
                'to_register32_en' => 'constant1_op_net_x11',
12465 
                'to_register33_ce' => 'ce_1_sg',
12466 
                'to_register33_clk' => 'clk_1_sg',
12467 
                'to_register33_clr' => [
12468 
                  'constant',
12469 
                  '\'0\'',
12470 
                ],
12471 
                'to_register33_data_in' => 'reg14_tv_net_x0',
12472 
                'to_register33_dout' => 'to_register33_dout_net',
12473 
                'to_register33_en' => 'constant1_op_net_x12',
12474 
                'to_register34_ce' => 'ce_1_sg',
12475 
                'to_register34_clk' => 'clk_1_sg',
12476 
                'to_register34_clr' => [
12477 
                  'constant',
12478 
                  '\'0\'',
12479 
                ],
12480 
                'to_register34_data_in' => 'reg14_td_net_x0',
12481 
                'to_register34_dout' => 'to_register34_dout_net',
12482 
                'to_register34_en' => 'constant1_op_net_x13',
12483 
                'to_register3_ce' => 'ce_1_sg',
12484 
                'to_register3_clk' => 'clk_1_sg',
12485 
                'to_register3_clr' => [
12486 
                  'constant',
12487 
                  '\'0\'',
12488 
                ],
12489 
                'to_register3_data_in' => 'reg01_tv_net_x0',
12490 
                'to_register3_dout' => 'to_register3_dout_net',
12491 
                'to_register3_en' => 'constant5_op_net_x13',
12492 
                'to_register4_ce' => 'ce_1_sg',
12493 
                'to_register4_clk' => 'clk_1_sg',
12494 
                'to_register4_clr' => [
12495 
                  'constant',
12496 
                  '\'0\'',
12497 
                ],
12498 
                'to_register4_data_in' => 'reg02_tv_net_x0',
12499 
                'to_register4_dout' => 'to_register4_dout_net',
12500 
                'to_register4_en' => 'constant5_op_net_x14',
12501 
                'to_register5_ce' => 'ce_1_sg',
12502 
                'to_register5_clk' => 'clk_1_sg',
12503 
                'to_register5_clr' => [
12504 
                  'constant',
12505 
                  '\'0\'',
12506 
                ],
12507 
                'to_register5_data_in' => 'reg02_td_net_x0',
12508 
                'to_register5_dout' => 'to_register5_dout_net',
12509 
                'to_register5_en' => 'constant5_op_net_x15',
12510 
                'to_register6_ce' => 'ce_1_sg',
12511 
                'to_register6_clk' => 'clk_1_sg',
12512 
                'to_register6_clr' => [
12513 
                  'constant',
12514 
                  '\'0\'',
12515 
                ],
12516 
                'to_register6_data_in' => 'debug_in_1i_net_x0',
12517 
                'to_register6_dout' => 'to_register6_dout_net',
12518 
                'to_register6_en' => 'constant5_op_net_x16',
12519 
                'to_register7_ce' => 'ce_1_sg',
12520 
                'to_register7_clk' => 'clk_1_sg',
12521 
                'to_register7_clr' => [
12522 
                  'constant',
12523 
                  '\'0\'',
12524 
                ],
12525 
                'to_register7_data_in' => 'reg01_td_net_x0',
12526 
                'to_register7_dout' => 'to_register7_dout_net',
12527 
                'to_register7_en' => 'constant5_op_net_x17',
12528 
                'to_register8_ce' => 'ce_1_sg',
12529 
                'to_register8_clk' => 'clk_1_sg',
12530 
                'to_register8_clr' => [
12531 
                  'constant',
12532 
                  '\'0\'',
12533 
                ],
12534 
                'to_register8_data_in' => 'reg03_tv_net_x0',
12535 
                'to_register8_dout' => 'to_register8_dout_net',
12536 
                'to_register8_en' => 'constant5_op_net_x18',
12537 
                'to_register9_ce' => 'ce_1_sg',
12538 
                'to_register9_clk' => 'clk_1_sg',
12539 
                'to_register9_clr' => [
12540 
                  'constant',
12541 
                  '\'0\'',
12542 
                ],
12543 
                'to_register9_data_in' => 'reg03_td_net_x0',
12544 
                'to_register9_dout' => 'to_register9_dout_net',
12545 
                'to_register9_en' => 'constant5_op_net_x19',
12546 
              },
12547 
              'entityName' => 'inout_logic_cw',
12548 
              'nets' => {
12549 
                'ce_1_sg' => {
12550 
                  'attributes' => {
12551 
                    'hdlNetAttributes' => [
12552 
                      [
12553 
                        'MAX_FANOUT',
12554 
                        'string',
12555 
                        '"REDUCE"',
12556 
                      ],
12557 
                    ],
12558 
                  },
12559 
                  'hdlType' => 'std_logic',
12560 
                  'width' => 1,
12561 
                },
12562 
                'clkNet' => {
12563 
                  'attributes' => {
12564 
                    'hdlNetAttributes' => [
12565 
                    ],
12566 
                  },
12567 
                  'hdlType' => 'std_logic',
12568 
                  'width' => 1,
12569 
                },
12570 
                'clk_1_sg' => {
12571 
                  'attributes' => {
12572 
                    'hdlNetAttributes' => [
12573 
                    ],
12574 
                  },
12575 
                  'hdlType' => 'std_logic',
12576 
                  'width' => 1,
12577 
                },
12578 
                'constant1_op_net_x0' => {
12579 
                  'attributes' => {
12580 
                    'hdlNetAttributes' => [
12581 
                    ],
12582 
                  },
12583 
                  'hdlType' => 'std_logic',
12584 
                  'width' => 1,
12585 
                },
12586 
                'constant1_op_net_x1' => {
12587 
                  'attributes' => {
12588 
                    'hdlNetAttributes' => [
12589 
                    ],
12590 
                  },
12591 
                  'hdlType' => 'std_logic',
12592 
                  'width' => 1,
12593 
                },
12594 
                'constant1_op_net_x10' => {
12595 
                  'attributes' => {
12596 
                    'hdlNetAttributes' => [
12597 
                    ],
12598 
                  },
12599 
                  'hdlType' => 'std_logic',
12600 
                  'width' => 1,
12601 
                },
12602 
                'constant1_op_net_x11' => {
12603 
                  'attributes' => {
12604 
                    'hdlNetAttributes' => [
12605 
                    ],
12606 
                  },
12607 
                  'hdlType' => 'std_logic',
12608 
                  'width' => 1,
12609 
                },
12610 
                'constant1_op_net_x12' => {
12611 
                  'attributes' => {
12612 
                    'hdlNetAttributes' => [
12613 
                    ],
12614 
                  },
12615 
                  'hdlType' => 'std_logic',
12616 
                  'width' => 1,
12617 
                },
12618 
                'constant1_op_net_x13' => {
12619 
                  'attributes' => {
12620 
                    'hdlNetAttributes' => [
12621 
                    ],
12622 
                  },
12623 
                  'hdlType' => 'std_logic',
12624 
                  'width' => 1,
12625 
                },
12626 
                'constant1_op_net_x2' => {
12627 
                  'attributes' => {
12628 
                    'hdlNetAttributes' => [
12629 
                    ],
12630 
                  },
12631 
                  'hdlType' => 'std_logic',
12632 
                  'width' => 1,
12633 
                },
12634 
                'constant1_op_net_x3' => {
12635 
                  'attributes' => {
12636 
                    'hdlNetAttributes' => [
12637 
                    ],
12638 
                  },
12639 
                  'hdlType' => 'std_logic',
12640 
                  'width' => 1,
12641 
                },
12642 
                'constant1_op_net_x4' => {
12643 
                  'attributes' => {
12644 
                    'hdlNetAttributes' => [
12645 
                    ],
12646 
                  },
12647 
                  'hdlType' => 'std_logic',
12648 
                  'width' => 1,
12649 
                },
12650 
                'constant1_op_net_x5' => {
12651 
                  'attributes' => {
12652 
                    'hdlNetAttributes' => [
12653 
                    ],
12654 
                  },
12655 
                  'hdlType' => 'std_logic',
12656 
                  'width' => 1,
12657 
                },
12658 
                'constant1_op_net_x6' => {
12659 
                  'attributes' => {
12660 
                    'hdlNetAttributes' => [
12661 
                    ],
12662 
                  },
12663 
                  'hdlType' => 'std_logic',
12664 
                  'width' => 1,
12665 
                },
12666 
                'constant1_op_net_x7' => {
12667 
                  'attributes' => {
12668 
                    'hdlNetAttributes' => [
12669 
                    ],
12670 
                  },
12671 
                  'hdlType' => 'std_logic',
12672 
                  'width' => 1,
12673 
                },
12674 
                'constant1_op_net_x8' => {
12675 
                  'attributes' => {
12676 
                    'hdlNetAttributes' => [
12677 
                    ],
12678 
                  },
12679 
                  'hdlType' => 'std_logic',
12680 
                  'width' => 1,
12681 
                },
12682 
                'constant1_op_net_x9' => {
12683 
                  'attributes' => {
12684 
                    'hdlNetAttributes' => [
12685 
                    ],
12686 
                  },
12687 
                  'hdlType' => 'std_logic',
12688 
                  'width' => 1,
12689 
                },
12690 
                'constant5_op_net_x0' => {
12691 
                  'attributes' => {
12692 
                    'hdlNetAttributes' => [
12693 
                    ],
12694 
                  },
12695 
                  'hdlType' => 'std_logic',
12696 
                  'width' => 1,
12697 
                },
12698 
                'constant5_op_net_x1' => {
12699 
                  'attributes' => {
12700 
                    'hdlNetAttributes' => [
12701 
                    ],
12702 
                  },
12703 
                  'hdlType' => 'std_logic',
12704 
                  'width' => 1,
12705 
                },
12706 
                'constant5_op_net_x10' => {
12707 
                  'attributes' => {
12708 
                    'hdlNetAttributes' => [
12709 
                    ],
12710 
                  },
12711 
                  'hdlType' => 'std_logic',
12712 
                  'width' => 1,
12713 
                },
12714 
                'constant5_op_net_x11' => {
12715 
                  'attributes' => {
12716 
                    'hdlNetAttributes' => [
12717 
                    ],
12718 
                  },
12719 
                  'hdlType' => 'std_logic',
12720 
                  'width' => 1,
12721 
                },
12722 
                'constant5_op_net_x12' => {
12723 
                  'attributes' => {
12724 
                    'hdlNetAttributes' => [
12725 
                    ],
12726 
                  },
12727 
                  'hdlType' => 'std_logic',
12728 
                  'width' => 1,
12729 
                },
12730 
                'constant5_op_net_x13' => {
12731 
                  'attributes' => {
12732 
                    'hdlNetAttributes' => [
12733 
                    ],
12734 
                  },
12735 
                  'hdlType' => 'std_logic',
12736 
                  'width' => 1,
12737 
                },
12738 
                'constant5_op_net_x14' => {
12739 
                  'attributes' => {
12740 
                    'hdlNetAttributes' => [
12741 
                    ],
12742 
                  },
12743 
                  'hdlType' => 'std_logic',
12744 
                  'width' => 1,
12745 
                },
12746 
                'constant5_op_net_x15' => {
12747 
                  'attributes' => {
12748 
                    'hdlNetAttributes' => [
12749 
                    ],
12750 
                  },
12751 
                  'hdlType' => 'std_logic',
12752 
                  'width' => 1,
12753 
                },
12754 
                'constant5_op_net_x16' => {
12755 
                  'attributes' => {
12756 
                    'hdlNetAttributes' => [
12757 
                    ],
12758 
                  },
12759 
                  'hdlType' => 'std_logic',
12760 
                  'width' => 1,
12761 
                },
12762 
                'constant5_op_net_x17' => {
12763 
                  'attributes' => {
12764 
                    'hdlNetAttributes' => [
12765 
                    ],
12766 
                  },
12767 
                  'hdlType' => 'std_logic',
12768 
                  'width' => 1,
12769 
                },
12770 
                'constant5_op_net_x18' => {
12771 
                  'attributes' => {
12772 
                    'hdlNetAttributes' => [
12773 
                    ],
12774 
                  },
12775 
                  'hdlType' => 'std_logic',
12776 
                  'width' => 1,
12777 
                },
12778 
                'constant5_op_net_x19' => {
12779 
                  'attributes' => {
12780 
                    'hdlNetAttributes' => [
12781 
                    ],
12782 
                  },
12783 
                  'hdlType' => 'std_logic',
12784 
                  'width' => 1,
12785 
                },
12786 
                'constant5_op_net_x2' => {
12787 
                  'attributes' => {
12788 
                    'hdlNetAttributes' => [
12789 
                    ],
12790 
                  },
12791 
                  'hdlType' => 'std_logic',
12792 
                  'width' => 1,
12793 
                },
12794 
                'constant5_op_net_x3' => {
12795 
                  'attributes' => {
12796 
                    'hdlNetAttributes' => [
12797 
                    ],
12798 
                  },
12799 
                  'hdlType' => 'std_logic',
12800 
                  'width' => 1,
12801 
                },
12802 
                'constant5_op_net_x4' => {
12803 
                  'attributes' => {
12804 
                    'hdlNetAttributes' => [
12805 
                    ],
12806 
                  },
12807 
                  'hdlType' => 'std_logic',
12808 
                  'width' => 1,
12809 
                },
12810 
                'constant5_op_net_x5' => {
12811 
                  'attributes' => {
12812 
                    'hdlNetAttributes' => [
12813 
                    ],
12814 
                  },
12815 
                  'hdlType' => 'std_logic',
12816 
                  'width' => 1,
12817 
                },
12818 
                'constant5_op_net_x6' => {
12819 
                  'attributes' => {
12820 
                    'hdlNetAttributes' => [
12821 
                    ],
12822 
                  },
12823 
                  'hdlType' => 'std_logic',
12824 
                  'width' => 1,
12825 
                },
12826 
                'constant5_op_net_x7' => {
12827 
                  'attributes' => {
12828 
                    'hdlNetAttributes' => [
12829 
                    ],
12830 
                  },
12831 
                  'hdlType' => 'std_logic',
12832 
                  'width' => 1,
12833 
                },
12834 
                'constant5_op_net_x8' => {
12835 
                  'attributes' => {
12836 
                    'hdlNetAttributes' => [
12837 
                    ],
12838 
                  },
12839 
                  'hdlType' => 'std_logic',
12840 
                  'width' => 1,
12841 
                },
12842 
                'constant5_op_net_x9' => {
12843 
                  'attributes' => {
12844 
                    'hdlNetAttributes' => [
12845 
                    ],
12846 
                  },
12847 
                  'hdlType' => 'std_logic',
12848 
                  'width' => 1,
12849 
                },
12850 
                'debug_in_1i_net' => {
12851 
                  'attributes' => {
12852 
                    'hdlNetAttributes' => [
12853 
                    ],
12854 
                  },
12855 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12856 
                  'width' => 32,
12857 
                },
12858 
                'debug_in_1i_net_x0' => {
12859 
                  'attributes' => {
12860 
                    'hdlNetAttributes' => [
12861 
                    ],
12862 
                  },
12863 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12864 
                  'width' => 32,
12865 
                },
12866 
                'debug_in_2i_net' => {
12867 
                  'attributes' => {
12868 
                    'hdlNetAttributes' => [
12869 
                    ],
12870 
                  },
12871 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12872 
                  'width' => 32,
12873 
                },
12874 
                'debug_in_2i_net_x0' => {
12875 
                  'attributes' => {
12876 
                    'hdlNetAttributes' => [
12877 
                    ],
12878 
                  },
12879 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12880 
                  'width' => 32,
12881 
                },
12882 
                'debug_in_3i_net' => {
12883 
                  'attributes' => {
12884 
                    'hdlNetAttributes' => [
12885 
                    ],
12886 
                  },
12887 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12888 
                  'width' => 32,
12889 
                },
12890 
                'debug_in_3i_net_x0' => {
12891 
                  'attributes' => {
12892 
                    'hdlNetAttributes' => [
12893 
                    ],
12894 
                  },
12895 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12896 
                  'width' => 32,
12897 
                },
12898 
                'debug_in_4i_net' => {
12899 
                  'attributes' => {
12900 
                    'hdlNetAttributes' => [
12901 
                    ],
12902 
                  },
12903 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12904 
                  'width' => 32,
12905 
                },
12906 
                'debug_in_4i_net_x0' => {
12907 
                  'attributes' => {
12908 
                    'hdlNetAttributes' => [
12909 
                    ],
12910 
                  },
12911 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12912 
                  'width' => 32,
12913 
                },
12914 
                'dma_host2board_busy_net' => {
12915 
                  'attributes' => {
12916 
                    'hdlNetAttributes' => [
12917 
                    ],
12918 
                  },
12919 
                  'hdlType' => 'std_logic',
12920 
                  'width' => 1,
12921 
                },
12922 
                'dma_host2board_busy_net_x0' => {
12923 
                  'attributes' => {
12924 
                    'hdlNetAttributes' => [
12925 
                    ],
12926 
                  },
12927 
                  'hdlType' => 'std_logic',
12928 
                  'width' => 1,
12929 
                },
12930 
                'dma_host2board_done_net' => {
12931 
                  'attributes' => {
12932 
                    'hdlNetAttributes' => [
12933 
                    ],
12934 
                  },
12935 
                  'hdlType' => 'std_logic',
12936 
                  'width' => 1,
12937 
                },
12938 
                'dma_host2board_done_net_x0' => {
12939 
                  'attributes' => {
12940 
                    'hdlNetAttributes' => [
12941 
                    ],
12942 
                  },
12943 
                  'hdlType' => 'std_logic',
12944 
                  'width' => 1,
12945 
                },
12946 
                'from_register10_data_out_net' => {
12947 
                  'attributes' => {
12948 
                    'hdlNetAttributes' => [
12949 
                    ],
12950 
                  },
12951 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12952 
                  'width' => 32,
12953 
                },
12954 
                'from_register10_data_out_net_x0' => {
12955 
                  'attributes' => {
12956 
                    'hdlNetAttributes' => [
12957 
                    ],
12958 
                  },
12959 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12960 
                  'width' => 32,
12961 
                },
12962 
                'from_register11_data_out_net' => {
12963 
                  'attributes' => {
12964 
                    'hdlNetAttributes' => [
12965 
                    ],
12966 
                  },
12967 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12968 
                  'width' => 32,
12969 
                },
12970 
                'from_register11_data_out_net_x0' => {
12971 
                  'attributes' => {
12972 
                    'hdlNetAttributes' => [
12973 
                    ],
12974 
                  },
12975 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12976 
                  'width' => 32,
12977 
                },
12978 
                'from_register12_data_out_net' => {
12979 
                  'attributes' => {
12980 
                    'hdlNetAttributes' => [
12981 
                    ],
12982 
                  },
12983 
                  'hdlType' => 'std_logic',
12984 
                  'width' => 1,
12985 
                },
12986 
                'from_register12_data_out_net_x0' => {
12987 
                  'attributes' => {
12988 
                    'hdlNetAttributes' => [
12989 
                    ],
12990 
                  },
12991 
                  'hdlType' => 'std_logic',
12992 
                  'width' => 1,
12993 
                },
12994 
                'from_register13_data_out_net' => {
12995 
                  'attributes' => {
12996 
                    'hdlNetAttributes' => [
12997 
                    ],
12998 
                  },
12999 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13000 
                  'width' => 32,
13001 
                },
13002 
                'from_register13_data_out_net_x0' => {
13003 
                  'attributes' => {
13004 
                    'hdlNetAttributes' => [
13005 
                    ],
13006 
                  },
13007 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13008 
                  'width' => 32,
13009 
                },
13010 
                'from_register14_data_out_net' => {
13011 
                  'attributes' => {
13012 
                    'hdlNetAttributes' => [
13013 
                    ],
13014 
                  },
13015 
                  'hdlType' => 'std_logic',
13016 
                  'width' => 1,
13017 
                },
13018 
                'from_register14_data_out_net_x0' => {
13019 
                  'attributes' => {
13020 
                    'hdlNetAttributes' => [
13021 
                    ],
13022 
                  },
13023 
                  'hdlType' => 'std_logic',
13024 
                  'width' => 1,
13025 
                },
13026 
                'from_register15_data_out_net' => {
13027 
                  'attributes' => {
13028 
                    'hdlNetAttributes' => [
13029 
                    ],
13030 
                  },
13031 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13032 
                  'width' => 32,
13033 
                },
13034 
                'from_register15_data_out_net_x0' => {
13035 
                  'attributes' => {
13036 
                    'hdlNetAttributes' => [
13037 
                    ],
13038 
                  },
13039 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13040 
                  'width' => 32,
13041 
                },
13042 
                'from_register16_data_out_net' => {
13043 
                  'attributes' => {
13044 
                    'hdlNetAttributes' => [
13045 
                    ],
13046 
                  },
13047 
                  'hdlType' => 'std_logic',
13048 
                  'width' => 1,
13049 
                },
13050 
                'from_register16_data_out_net_x0' => {
13051 
                  'attributes' => {
13052 
                    'hdlNetAttributes' => [
13053 
                    ],
13054 
                  },
13055 
                  'hdlType' => 'std_logic',
13056 
                  'width' => 1,
13057 
                },
13058 
                'from_register17_data_out_net' => {
13059 
                  'attributes' => {
13060 
                    'hdlNetAttributes' => [
13061 
                    ],
13062 
                  },
13063 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13064 
                  'width' => 32,
13065 
                },
13066 
                'from_register17_data_out_net_x0' => {
13067 
                  'attributes' => {
13068 
                    'hdlNetAttributes' => [
13069 
                    ],
13070 
                  },
13071 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13072 
                  'width' => 32,
13073 
                },
13074 
                'from_register18_data_out_net' => {
13075 
                  'attributes' => {
13076 
                    'hdlNetAttributes' => [
13077 
                    ],
13078 
                  },
13079 
                  'hdlType' => 'std_logic',
13080 
                  'width' => 1,
13081 
                },
13082 
                'from_register18_data_out_net_x0' => {
13083 
                  'attributes' => {
13084 
                    'hdlNetAttributes' => [
13085 
                    ],
13086 
                  },
13087 
                  'hdlType' => 'std_logic',
13088 
                  'width' => 1,
13089 
                },
13090 
                'from_register19_data_out_net' => {
13091 
                  'attributes' => {
13092 
                    'hdlNetAttributes' => [
13093 
                    ],
13094 
                  },
13095 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13096 
                  'width' => 32,
13097 
                },
13098 
                'from_register19_data_out_net_x0' => {
13099 
                  'attributes' => {
13100 
                    'hdlNetAttributes' => [
13101 
                    ],
13102 
                  },
13103 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13104 
                  'width' => 32,
13105 
                },
13106 
                'from_register1_data_out_net' => {
13107 
                  'attributes' => {
13108 
                    'hdlNetAttributes' => [
13109 
                    ],
13110 
                  },
13111 
                  'hdlType' => 'std_logic',
13112 
                  'width' => 1,
13113 
                },
13114 
                'from_register1_data_out_net_x0' => {
13115 
                  'attributes' => {
13116 
                    'hdlNetAttributes' => [
13117 
                    ],
13118 
                  },
13119 
                  'hdlType' => 'std_logic',
13120 
                  'width' => 1,
13121 
                },
13122 
                'from_register20_data_out_net' => {
13123 
                  'attributes' => {
13124 
                    'hdlNetAttributes' => [
13125 
                    ],
13126 
                  },
13127 
                  'hdlType' => 'std_logic',
13128 
                  'width' => 1,
13129 
                },
13130 
                'from_register20_data_out_net_x0' => {
13131 
                  'attributes' => {
13132 
                    'hdlNetAttributes' => [
13133 
                    ],
13134 
                  },
13135 
                  'hdlType' => 'std_logic',
13136 
                  'width' => 1,
13137 
                },
13138 
                'from_register21_data_out_net' => {
13139 
                  'attributes' => {
13140 
                    'hdlNetAttributes' => [
13141 
                    ],
13142 
                  },
13143 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13144 
                  'width' => 32,
13145 
                },
13146 
                'from_register21_data_out_net_x0' => {
13147 
                  'attributes' => {
13148 
                    'hdlNetAttributes' => [
13149 
                    ],
13150 
                  },
13151 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13152 
                  'width' => 32,
13153 
                },
13154 
                'from_register22_data_out_net' => {
13155 
                  'attributes' => {
13156 
                    'hdlNetAttributes' => [
13157 
                    ],
13158 
                  },
13159 
                  'hdlType' => 'std_logic',
13160 
                  'width' => 1,
13161 
                },
13162 
                'from_register22_data_out_net_x0' => {
13163 
                  'attributes' => {
13164 
                    'hdlNetAttributes' => [
13165 
                    ],
13166 
                  },
13167 
                  'hdlType' => 'std_logic',
13168 
                  'width' => 1,
13169 
                },
13170 
                'from_register23_data_out_net' => {
13171 
                  'attributes' => {
13172 
                    'hdlNetAttributes' => [
13173 
                    ],
13174 
                  },
13175 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13176 
                  'width' => 32,
13177 
                },
13178 
                'from_register23_data_out_net_x0' => {
13179 
                  'attributes' => {
13180 
                    'hdlNetAttributes' => [
13181 
                    ],
13182 
                  },
13183 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13184 
                  'width' => 32,
13185 
                },
13186 
                'from_register24_data_out_net' => {
13187 
                  'attributes' => {
13188 
                    'hdlNetAttributes' => [
13189 
                    ],
13190 
                  },
13191 
                  'hdlType' => 'std_logic',
13192 
                  'width' => 1,
13193 
                },
13194 
                'from_register24_data_out_net_x0' => {
13195 
                  'attributes' => {
13196 
                    'hdlNetAttributes' => [
13197 
                    ],
13198 
                  },
13199 
                  'hdlType' => 'std_logic',
13200 
                  'width' => 1,
13201 
                },
13202 
                'from_register25_data_out_net' => {
13203 
                  'attributes' => {
13204 
                    'hdlNetAttributes' => [
13205 
                    ],
13206 
                  },
13207 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13208 
                  'width' => 32,
13209 
                },
13210 
                'from_register25_data_out_net_x0' => {
13211 
                  'attributes' => {
13212 
                    'hdlNetAttributes' => [
13213 
                    ],
13214 
                  },
13215 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13216 
                  'width' => 32,
13217 
                },
13218 
                'from_register26_data_out_net' => {
13219 
                  'attributes' => {
13220 
                    'hdlNetAttributes' => [
13221 
                    ],
13222 
                  },
13223 
                  'hdlType' => 'std_logic',
13224 
                  'width' => 1,
13225 
                },
13226 
                'from_register26_data_out_net_x0' => {
13227 
                  'attributes' => {
13228 
                    'hdlNetAttributes' => [
13229 
                    ],
13230 
                  },
13231 
                  'hdlType' => 'std_logic',
13232 
                  'width' => 1,
13233 
                },
13234 
                'from_register27_data_out_net' => {
13235 
                  'attributes' => {
13236 
                    'hdlNetAttributes' => [
13237 
                    ],
13238 
                  },
13239 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13240 
                  'width' => 32,
13241 
                },
13242 
                'from_register27_data_out_net_x0' => {
13243 
                  'attributes' => {
13244 
                    'hdlNetAttributes' => [
13245 
                    ],
13246 
                  },
13247 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13248 
                  'width' => 32,
13249 
                },
13250 
                'from_register28_data_out_net' => {
13251 
                  'attributes' => {
13252 
                    'hdlNetAttributes' => [
13253 
                    ],
13254 
                  },
13255 
                  'hdlType' => 'std_logic',
13256 
                  'width' => 1,
13257 
                },
13258 
                'from_register28_data_out_net_x0' => {
13259 
                  'attributes' => {
13260 
                    'hdlNetAttributes' => [
13261 
                    ],
13262 
                  },
13263 
                  'hdlType' => 'std_logic',
13264 
                  'width' => 1,
13265 
                },
13266 
                'from_register2_data_out_net' => {
13267 
                  'attributes' => {
13268 
                    'hdlNetAttributes' => [
13269 
                    ],
13270 
                  },
13271 
                  'hdlType' => 'std_logic',
13272 
                  'width' => 1,
13273 
                },
13274 
                'from_register2_data_out_net_x0' => {
13275 
                  'attributes' => {
13276 
                    'hdlNetAttributes' => [
13277 
                    ],
13278 
                  },
13279 
                  'hdlType' => 'std_logic',
13280 
                  'width' => 1,
13281 
                },
13282 
                'from_register3_data_out_net' => {
13283 
                  'attributes' => {
13284 
                    'hdlNetAttributes' => [
13285 
                    ],
13286 
                  },
13287 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13288 
                  'width' => 32,
13289 
                },
13290 
                'from_register3_data_out_net_x0' => {
13291 
                  'attributes' => {
13292 
                    'hdlNetAttributes' => [
13293 
                    ],
13294 
                  },
13295 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13296 
                  'width' => 32,
13297 
                },
13298 
                'from_register4_data_out_net' => {
13299 
                  'attributes' => {
13300 
                    'hdlNetAttributes' => [
13301 
                    ],
13302 
                  },
13303 
                  'hdlType' => 'std_logic',
13304 
                  'width' => 1,
13305 
                },
13306 
                'from_register4_data_out_net_x0' => {
13307 
                  'attributes' => {
13308 
                    'hdlNetAttributes' => [
13309 
                    ],
13310 
                  },
13311 
                  'hdlType' => 'std_logic',
13312 
                  'width' => 1,
13313 
                },
13314 
                'from_register5_data_out_net' => {
13315 
                  'attributes' => {
13316 
                    'hdlNetAttributes' => [
13317 
                    ],
13318 
                  },
13319 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13320 
                  'width' => 32,
13321 
                },
13322 
                'from_register5_data_out_net_x0' => {
13323 
                  'attributes' => {
13324 
                    'hdlNetAttributes' => [
13325 
                    ],
13326 
                  },
13327 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13328 
                  'width' => 32,
13329 
                },
13330 
                'from_register6_data_out_net' => {
13331 
                  'attributes' => {
13332 
                    'hdlNetAttributes' => [
13333 
                    ],
13334 
                  },
13335 
                  'hdlType' => 'std_logic',
13336 
                  'width' => 1,
13337 
                },
13338 
                'from_register6_data_out_net_x0' => {
13339 
                  'attributes' => {
13340 
                    'hdlNetAttributes' => [
13341 
                    ],
13342 
                  },
13343 
                  'hdlType' => 'std_logic',
13344 
                  'width' => 1,
13345 
                },
13346 
                'from_register7_data_out_net' => {
13347 
                  'attributes' => {
13348 
                    'hdlNetAttributes' => [
13349 
                    ],
13350 
                  },
13351 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13352 
                  'width' => 32,
13353 
                },
13354 
                'from_register7_data_out_net_x0' => {
13355 
                  'attributes' => {
13356 
                    'hdlNetAttributes' => [
13357 
                    ],
13358 
                  },
13359 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13360 
                  'width' => 32,
13361 
                },
13362 
                'from_register8_data_out_net' => {
13363 
                  'attributes' => {
13364 
                    'hdlNetAttributes' => [
13365 
                    ],
13366 
                  },
13367 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13368 
                  'width' => 32,
13369 
                },
13370 
                'from_register8_data_out_net_x0' => {
13371 
                  'attributes' => {
13372 
                    'hdlNetAttributes' => [
13373 
                    ],
13374 
                  },
13375 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13376 
                  'width' => 32,
13377 
                },
13378 
                'from_register9_data_out_net' => {
13379 
                  'attributes' => {
13380 
                    'hdlNetAttributes' => [
13381 
                    ],
13382 
                  },
13383 
                  'hdlType' => 'std_logic',
13384 
                  'width' => 1,
13385 
                },
13386 
                'from_register9_data_out_net_x0' => {
13387 
                  'attributes' => {
13388 
                    'hdlNetAttributes' => [
13389 
                    ],
13390 
                  },
13391 
                  'hdlType' => 'std_logic',
13392 
                  'width' => 1,
13393 
                },
13394 
                'persistentdff_inst_q' => {
13395 
                  'attributes' => {
13396 
                    'hdlNetAttributes' => [
13397 
                      [
13398 
                        'syn_keep',
13399 
                        'boolean',
13400 
                        'true',
13401 
                      ],
13402 
                      [
13403 
                        'keep',
13404 
                        'boolean',
13405 
                        'true',
13406 
                      ],
13407 
                      [
13408 
                        'preserve_signal',
13409 
                        'boolean',
13410 
                        'true',
13411 
                      ],
13412 
                    ],
13413 
                  },
13414 
                  'hdlType' => 'std_logic',
13415 
                  'width' => 1,
13416 
                },
13417 
                'reg01_td_net' => {
13418 
                  'attributes' => {
13419 
                    'hdlNetAttributes' => [
13420 
                    ],
13421 
                  },
13422 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13423 
                  'width' => 32,
13424 
                },
13425 
                'reg01_td_net_x0' => {
13426 
                  'attributes' => {
13427 
                    'hdlNetAttributes' => [
13428 
                    ],
13429 
                  },
13430 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13431 
                  'width' => 32,
13432 
                },
13433 
                'reg01_tv_net' => {
13434 
                  'attributes' => {
13435 
                    'hdlNetAttributes' => [
13436 
                    ],
13437 
                  },
13438 
                  'hdlType' => 'std_logic',
13439 
                  'width' => 1,
13440 
                },
13441 
                'reg01_tv_net_x0' => {
13442 
                  'attributes' => {
13443 
                    'hdlNetAttributes' => [
13444 
                    ],
13445 
                  },
13446 
                  'hdlType' => 'std_logic',
13447 
                  'width' => 1,
13448 
                },
13449 
                'reg02_td_net' => {
13450 
                  'attributes' => {
13451 
                    'hdlNetAttributes' => [
13452 
                    ],
13453 
                  },
13454 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13455 
                  'width' => 32,
13456 
                },
13457 
                'reg02_td_net_x0' => {
13458 
                  'attributes' => {
13459 
                    'hdlNetAttributes' => [
13460 
                    ],
13461 
                  },
13462 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13463 
                  'width' => 32,
13464 
                },
13465 
                'reg02_tv_net' => {
13466 
                  'attributes' => {
13467 
                    'hdlNetAttributes' => [
13468 
                    ],
13469 
                  },
13470 
                  'hdlType' => 'std_logic',
13471 
                  'width' => 1,
13472 
                },
13473 
                'reg02_tv_net_x0' => {
13474 
                  'attributes' => {
13475 
                    'hdlNetAttributes' => [
13476 
                    ],
13477 
                  },
13478 
                  'hdlType' => 'std_logic',
13479 
                  'width' => 1,
13480 
                },
13481 
                'reg03_td_net' => {
13482 
                  'attributes' => {
13483 
                    'hdlNetAttributes' => [
13484 
                    ],
13485 
                  },
13486 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13487 
                  'width' => 32,
13488 
                },
13489 
                'reg03_td_net_x0' => {
13490 
                  'attributes' => {
13491 
                    'hdlNetAttributes' => [
13492 
                    ],
13493 
                  },
13494 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13495 
                  'width' => 32,
13496 
                },
13497 
                'reg03_tv_net' => {
13498 
                  'attributes' => {
13499 
                    'hdlNetAttributes' => [
13500 
                    ],
13501 
                  },
13502 
                  'hdlType' => 'std_logic',
13503 
                  'width' => 1,
13504 
                },
13505 
                'reg03_tv_net_x0' => {
13506 
                  'attributes' => {
13507 
                    'hdlNetAttributes' => [
13508 
                    ],
13509 
                  },
13510 
                  'hdlType' => 'std_logic',
13511 
                  'width' => 1,
13512 
                },
13513 
                'reg04_td_net' => {
13514 
                  'attributes' => {
13515 
                    'hdlNetAttributes' => [
13516 
                    ],
13517 
                  },
13518 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13519 
                  'width' => 32,
13520 
                },
13521 
                'reg04_td_net_x0' => {
13522 
                  'attributes' => {
13523 
                    'hdlNetAttributes' => [
13524 
                    ],
13525 
                  },
13526 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13527 
                  'width' => 32,
13528 
                },
13529 
                'reg04_tv_net' => {
13530 
                  'attributes' => {
13531 
                    'hdlNetAttributes' => [
13532 
                    ],
13533 
                  },
13534 
                  'hdlType' => 'std_logic',
13535 
                  'width' => 1,
13536 
                },
13537 
                'reg04_tv_net_x0' => {
13538 
                  'attributes' => {
13539 
                    'hdlNetAttributes' => [
13540 
                    ],
13541 
                  },
13542 
                  'hdlType' => 'std_logic',
13543 
                  'width' => 1,
13544 
                },
13545 
                'reg05_td_net' => {
13546 
                  'attributes' => {
13547 
                    'hdlNetAttributes' => [
13548 
                    ],
13549 
                  },
13550 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13551 
                  'width' => 32,
13552 
                },
13553 
                'reg05_td_net_x0' => {
13554 
                  'attributes' => {
13555 
                    'hdlNetAttributes' => [
13556 
                    ],
13557 
                  },
13558 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13559 
                  'width' => 32,
13560 
                },
13561 
                'reg05_tv_net' => {
13562 
                  'attributes' => {
13563 
                    'hdlNetAttributes' => [
13564 
                    ],
13565 
                  },
13566 
                  'hdlType' => 'std_logic',
13567 
                  'width' => 1,
13568 
                },
13569 
                'reg05_tv_net_x0' => {
13570 
                  'attributes' => {
13571 
                    'hdlNetAttributes' => [
13572 
                    ],
13573 
                  },
13574 
                  'hdlType' => 'std_logic',
13575 
                  'width' => 1,
13576 
                },
13577 
                'reg06_td_net' => {
13578 
                  'attributes' => {
13579 
                    'hdlNetAttributes' => [
13580 
                    ],
13581 
                  },
13582 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13583 
                  'width' => 32,
13584 
                },
13585 
                'reg06_td_net_x0' => {
13586 
                  'attributes' => {
13587 
                    'hdlNetAttributes' => [
13588 
                    ],
13589 
                  },
13590 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13591 
                  'width' => 32,
13592 
                },
13593 
                'reg06_tv_net' => {
13594 
                  'attributes' => {
13595 
                    'hdlNetAttributes' => [
13596 
                    ],
13597 
                  },
13598 
                  'hdlType' => 'std_logic',
13599 
                  'width' => 1,
13600 
                },
13601 
                'reg06_tv_net_x0' => {
13602 
                  'attributes' => {
13603 
                    'hdlNetAttributes' => [
13604 
                    ],
13605 
                  },
13606 
                  'hdlType' => 'std_logic',
13607 
                  'width' => 1,
13608 
                },
13609 
                'reg07_td_net' => {
13610 
                  'attributes' => {
13611 
                    'hdlNetAttributes' => [
13612 
                    ],
13613 
                  },
13614 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13615 
                  'width' => 32,
13616 
                },
13617 
                'reg07_td_net_x0' => {
13618 
                  'attributes' => {
13619 
                    'hdlNetAttributes' => [
13620 
                    ],
13621 
                  },
13622 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13623 
                  'width' => 32,
13624 
                },
13625 
                'reg07_tv_net' => {
13626 
                  'attributes' => {
13627 
                    'hdlNetAttributes' => [
13628 
                    ],
13629 
                  },
13630 
                  'hdlType' => 'std_logic',
13631 
                  'width' => 1,
13632 
                },
13633 
                'reg07_tv_net_x0' => {
13634 
                  'attributes' => {
13635 
                    'hdlNetAttributes' => [
13636 
                    ],
13637 
                  },
13638 
                  'hdlType' => 'std_logic',
13639 
                  'width' => 1,
13640 
                },
13641 
                'reg08_td_net' => {
13642 
                  'attributes' => {
13643 
                    'hdlNetAttributes' => [
13644 
                    ],
13645 
                  },
13646 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13647 
                  'width' => 32,
13648 
                },
13649 
                'reg08_td_net_x0' => {
13650 
                  'attributes' => {
13651 
                    'hdlNetAttributes' => [
13652 
                    ],
13653 
                  },
13654 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13655 
                  'width' => 32,
13656 
                },
13657 
                'reg08_tv_net' => {
13658 
                  'attributes' => {
13659 
                    'hdlNetAttributes' => [
13660 
                    ],
13661 
                  },
13662 
                  'hdlType' => 'std_logic',
13663 
                  'width' => 1,
13664 
                },
13665 
                'reg08_tv_net_x0' => {
13666 
                  'attributes' => {
13667 
                    'hdlNetAttributes' => [
13668 
                    ],
13669 
                  },
13670 
                  'hdlType' => 'std_logic',
13671 
                  'width' => 1,
13672 
                },
13673 
                'reg09_td_net' => {
13674 
                  'attributes' => {
13675 
                    'hdlNetAttributes' => [
13676 
                    ],
13677 
                  },
13678 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13679 
                  'width' => 32,
13680 
                },
13681 
                'reg09_td_net_x0' => {
13682 
                  'attributes' => {
13683 
                    'hdlNetAttributes' => [
13684 
                    ],
13685 
                  },
13686 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13687 
                  'width' => 32,
13688 
                },
13689 
                'reg09_tv_net' => {
13690 
                  'attributes' => {
13691 
                    'hdlNetAttributes' => [
13692 
                    ],
13693 
                  },
13694 
                  'hdlType' => 'std_logic',
13695 
                  'width' => 1,
13696 
                },
13697 
                'reg09_tv_net_x0' => {
13698 
                  'attributes' => {
13699 
                    'hdlNetAttributes' => [
13700 
                    ],
13701 
                  },
13702 
                  'hdlType' => 'std_logic',
13703 
                  'width' => 1,
13704 
                },
13705 
                'reg10_td_net' => {
13706 
                  'attributes' => {
13707 
                    'hdlNetAttributes' => [
13708 
                    ],
13709 
                  },
13710 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13711 
                  'width' => 32,
13712 
                },
13713 
                'reg10_td_net_x0' => {
13714 
                  'attributes' => {
13715 
                    'hdlNetAttributes' => [
13716 
                    ],
13717 
                  },
13718 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13719 
                  'width' => 32,
13720 
                },
13721 
                'reg10_tv_net' => {
13722 
                  'attributes' => {
13723 
                    'hdlNetAttributes' => [
13724 
                    ],
13725 
                  },
13726 
                  'hdlType' => 'std_logic',
13727 
                  'width' => 1,
13728 
                },
13729 
                'reg10_tv_net_x0' => {
13730 
                  'attributes' => {
13731 
                    'hdlNetAttributes' => [
13732 
                    ],
13733 
                  },
13734 
                  'hdlType' => 'std_logic',
13735 
                  'width' => 1,
13736 
                },
13737 
                'reg11_td_net' => {
13738 
                  'attributes' => {
13739 
                    'hdlNetAttributes' => [
13740 
                    ],
13741 
                  },
13742 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13743 
                  'width' => 32,
13744 
                },
13745 
                'reg11_td_net_x0' => {
13746 
                  'attributes' => {
13747 
                    'hdlNetAttributes' => [
13748 
                    ],
13749 
                  },
13750 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13751 
                  'width' => 32,
13752 
                },
13753 
                'reg11_tv_net' => {
13754 
                  'attributes' => {
13755 
                    'hdlNetAttributes' => [
13756 
                    ],
13757 
                  },
13758 
                  'hdlType' => 'std_logic',
13759 
                  'width' => 1,
13760 
                },
13761 
                'reg11_tv_net_x0' => {
13762 
                  'attributes' => {
13763 
                    'hdlNetAttributes' => [
13764 
                    ],
13765 
                  },
13766 
                  'hdlType' => 'std_logic',
13767 
                  'width' => 1,
13768 
                },
13769 
                'reg12_td_net' => {
13770 
                  'attributes' => {
13771 
                    'hdlNetAttributes' => [
13772 
                    ],
13773 
                  },
13774 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13775 
                  'width' => 32,
13776 
                },
13777 
                'reg12_td_net_x0' => {
13778 
                  'attributes' => {
13779 
                    'hdlNetAttributes' => [
13780 
                    ],
13781 
                  },
13782 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13783 
                  'width' => 32,
13784 
                },
13785 
                'reg12_tv_net' => {
13786 
                  'attributes' => {
13787 
                    'hdlNetAttributes' => [
13788 
                    ],
13789 
                  },
13790 
                  'hdlType' => 'std_logic',
13791 
                  'width' => 1,
13792 
                },
13793 
                'reg12_tv_net_x0' => {
13794 
                  'attributes' => {
13795 
                    'hdlNetAttributes' => [
13796 
                    ],
13797 
                  },
13798 
                  'hdlType' => 'std_logic',
13799 
                  'width' => 1,
13800 
                },
13801 
                'reg13_td_net' => {
13802 
                  'attributes' => {
13803 
                    'hdlNetAttributes' => [
13804 
                    ],
13805 
                  },
13806 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13807 
                  'width' => 32,
13808 
                },
13809 
                'reg13_td_net_x0' => {
13810 
                  'attributes' => {
13811 
                    'hdlNetAttributes' => [
13812 
                    ],
13813 
                  },
13814 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13815 
                  'width' => 32,
13816 
                },
13817 
                'reg13_tv_net' => {
13818 
                  'attributes' => {
13819 
                    'hdlNetAttributes' => [
13820 
                    ],
13821 
                  },
13822 
                  'hdlType' => 'std_logic',
13823 
                  'width' => 1,
13824 
                },
13825 
                'reg13_tv_net_x0' => {
13826 
                  'attributes' => {
13827 
                    'hdlNetAttributes' => [
13828 
                    ],
13829 
                  },
13830 
                  'hdlType' => 'std_logic',
13831 
                  'width' => 1,
13832 
                },
13833 
                'reg14_td_net' => {
13834 
                  'attributes' => {
13835 
                    'hdlNetAttributes' => [
13836 
                    ],
13837 
                  },
13838 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13839 
                  'width' => 32,
13840 
                },
13841 
                'reg14_td_net_x0' => {
13842 
                  'attributes' => {
13843 
                    'hdlNetAttributes' => [
13844 
                    ],
13845 
                  },
13846 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13847 
                  'width' => 32,
13848 
                },
13849 
                'reg14_tv_net' => {
13850 
                  'attributes' => {
13851 
                    'hdlNetAttributes' => [
13852 
                    ],
13853 
                  },
13854 
                  'hdlType' => 'std_logic',
13855 
                  'width' => 1,
13856 
                },
13857 
                'reg14_tv_net_x0' => {
13858 
                  'attributes' => {
13859 
                    'hdlNetAttributes' => [
13860 
                    ],
13861 
                  },
13862 
                  'hdlType' => 'std_logic',
13863 
                  'width' => 1,
13864 
                },
13865 
                'to_register10_dout_net' => {
13866 
                  'attributes' => {
13867 
                    'hdlNetAttributes' => [
13868 
                    ],
13869 
                  },
13870 
                  'hdlType' => 'std_logic',
13871 
                  'width' => 1,
13872 
                },
13873 
                'to_register11_dout_net' => {
13874 
                  'attributes' => {
13875 
                    'hdlNetAttributes' => [
13876 
                    ],
13877 
                  },
13878 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13879 
                  'width' => 32,
13880 
                },
13881 
                'to_register12_dout_net' => {
13882 
                  'attributes' => {
13883 
                    'hdlNetAttributes' => [
13884 
                    ],
13885 
                  },
13886 
                  'hdlType' => 'std_logic',
13887 
                  'width' => 1,
13888 
                },
13889 
                'to_register13_dout_net' => {
13890 
                  'attributes' => {
13891 
                    'hdlNetAttributes' => [
13892 
                    ],
13893 
                  },
13894 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13895 
                  'width' => 32,
13896 
                },
13897 
                'to_register14_dout_net' => {
13898 
                  'attributes' => {
13899 
                    'hdlNetAttributes' => [
13900 
                    ],
13901 
                  },
13902 
                  'hdlType' => 'std_logic',
13903 
                  'width' => 1,
13904 
                },
13905 
                'to_register15_dout_net' => {
13906 
                  'attributes' => {
13907 
                    'hdlNetAttributes' => [
13908 
                    ],
13909 
                  },
13910 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13911 
                  'width' => 32,
13912 
                },
13913 
                'to_register16_dout_net' => {
13914 
                  'attributes' => {
13915 
                    'hdlNetAttributes' => [
13916 
                    ],
13917 
                  },
13918 
                  'hdlType' => 'std_logic',
13919 
                  'width' => 1,
13920 
                },
13921 
                'to_register17_dout_net' => {
13922 
                  'attributes' => {
13923 
                    'hdlNetAttributes' => [
13924 
                    ],
13925 
                  },
13926 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13927 
                  'width' => 32,
13928 
                },
13929 
                'to_register18_dout_net' => {
13930 
                  'attributes' => {
13931 
                    'hdlNetAttributes' => [
13932 
                    ],
13933 
                  },
13934 
                  'hdlType' => 'std_logic',
13935 
                  'width' => 1,
13936 
                },
13937 
                'to_register19_dout_net' => {
13938 
                  'attributes' => {
13939 
                    'hdlNetAttributes' => [
13940 
                    ],
13941 
                  },
13942 
                  'hdlType' => 'std_logic',
13943 
                  'width' => 1,
13944 
                },
13945 
                'to_register1_dout_net' => {
13946 
                  'attributes' => {
13947 
                    'hdlNetAttributes' => [
13948 
                    ],
13949 
                  },
13950 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13951 
                  'width' => 32,
13952 
                },
13953 
                'to_register20_dout_net' => {
13954 
                  'attributes' => {
13955 
                    'hdlNetAttributes' => [
13956 
                    ],
13957 
                  },
13958 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13959 
                  'width' => 32,
13960 
                },
13961 
                'to_register21_dout_net' => {
13962 
                  'attributes' => {
13963 
                    'hdlNetAttributes' => [
13964 
                    ],
13965 
                  },
13966 
                  'hdlType' => 'std_logic',
13967 
                  'width' => 1,
13968 
                },
13969 
                'to_register22_dout_net' => {
13970 
                  'attributes' => {
13971 
                    'hdlNetAttributes' => [
13972 
                    ],
13973 
                  },
13974 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13975 
                  'width' => 32,
13976 
                },
13977 
                'to_register23_dout_net' => {
13978 
                  'attributes' => {
13979 
                    'hdlNetAttributes' => [
13980 
                    ],
13981 
                  },
13982 
                  'hdlType' => 'std_logic',
13983 
                  'width' => 1,
13984 
                },
13985 
                'to_register24_dout_net' => {
13986 
                  'attributes' => {
13987 
                    'hdlNetAttributes' => [
13988 
                    ],
13989 
                  },
13990 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13991 
                  'width' => 32,
13992 
                },
13993 
                'to_register25_dout_net' => {
13994 
                  'attributes' => {
13995 
                    'hdlNetAttributes' => [
13996 
                    ],
13997 
                  },
13998 
                  'hdlType' => 'std_logic',
13999 
                  'width' => 1,
14000 
                },
14001 
                'to_register26_dout_net' => {
14002 
                  'attributes' => {
14003 
                    'hdlNetAttributes' => [
14004 
                    ],
14005 
                  },
14006 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14007 
                  'width' => 32,
14008 
                },
14009 
                'to_register27_dout_net' => {
14010 
                  'attributes' => {
14011 
                    'hdlNetAttributes' => [
14012 
                    ],
14013 
                  },
14014 
                  'hdlType' => 'std_logic',
14015 
                  'width' => 1,
14016 
                },
14017 
                'to_register28_dout_net' => {
14018 
                  'attributes' => {
14019 
                    'hdlNetAttributes' => [
14020 
                    ],
14021 
                  },
14022 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14023 
                  'width' => 32,
14024 
                },
14025 
                'to_register29_dout_net' => {
14026 
                  'attributes' => {
14027 
                    'hdlNetAttributes' => [
14028 
                    ],
14029 
                  },
14030 
                  'hdlType' => 'std_logic',
14031 
                  'width' => 1,
14032 
                },
14033 
                'to_register2_dout_net' => {
14034 
                  'attributes' => {
14035 
                    'hdlNetAttributes' => [
14036 
                    ],
14037 
                  },
14038 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14039 
                  'width' => 32,
14040 
                },
14041 
                'to_register30_dout_net' => {
14042 
                  'attributes' => {
14043 
                    'hdlNetAttributes' => [
14044 
                    ],
14045 
                  },
14046 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14047 
                  'width' => 32,
14048 
                },
14049 
                'to_register31_dout_net' => {
14050 
                  'attributes' => {
14051 
                    'hdlNetAttributes' => [
14052 
                    ],
14053 
                  },
14054 
                  'hdlType' => 'std_logic',
14055 
                  'width' => 1,
14056 
                },
14057 
                'to_register32_dout_net' => {
14058 
                  'attributes' => {
14059 
                    'hdlNetAttributes' => [
14060 
                    ],
14061 
                  },
14062 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14063 
                  'width' => 32,
14064 
                },
14065 
                'to_register33_dout_net' => {
14066 
                  'attributes' => {
14067 
                    'hdlNetAttributes' => [
14068 
                    ],
14069 
                  },
14070 
                  'hdlType' => 'std_logic',
14071 
                  'width' => 1,
14072 
                },
14073 
                'to_register34_dout_net' => {
14074 
                  'attributes' => {
14075 
                    'hdlNetAttributes' => [
14076 
                    ],
14077 
                  },
14078 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14079 
                  'width' => 32,
14080 
                },
14081 
                'to_register3_dout_net' => {
14082 
                  'attributes' => {
14083 
                    'hdlNetAttributes' => [
14084 
                    ],
14085 
                  },
14086 
                  'hdlType' => 'std_logic',
14087 
                  'width' => 1,
14088 
                },
14089 
                'to_register4_dout_net' => {
14090 
                  'attributes' => {
14091 
                    'hdlNetAttributes' => [
14092 
                    ],
14093 
                  },
14094 
                  'hdlType' => 'std_logic',
14095 
                  'width' => 1,
14096 
                },
14097 
                'to_register5_dout_net' => {
14098 
                  'attributes' => {
14099 
                    'hdlNetAttributes' => [
14100 
                    ],
14101 
                  },
14102 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14103 
                  'width' => 32,
14104 
                },
14105 
                'to_register6_dout_net' => {
14106 
                  'attributes' => {
14107 
                    'hdlNetAttributes' => [
14108 
                    ],
14109 
                  },
14110 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14111 
                  'width' => 32,
14112 
                },
14113 
                'to_register7_dout_net' => {
14114 
                  'attributes' => {
14115 
                    'hdlNetAttributes' => [
14116 
                    ],
14117 
                  },
14118 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14119 
                  'width' => 32,
14120 
                },
14121 
                'to_register8_dout_net' => {
14122 
                  'attributes' => {
14123 
                    'hdlNetAttributes' => [
14124 
                    ],
14125 
                  },
14126 
                  'hdlType' => 'std_logic',
14127 
                  'width' => 1,
14128 
                },
14129 
                'to_register9_dout_net' => {
14130 
                  'attributes' => {
14131 
                    'hdlNetAttributes' => [
14132 
                    ],
14133 
                  },
14134 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14135 
                  'width' => 32,
14136 
                },
14137 
              },
14138 
              'ports' => {
14139 
                'ce' => {
14140 
                  'attributes' => {
14141 
                    'defaultHdlValue' => '\'1\'',
14142 
                    'domain' => 'default',
14143 
                    'group' => 4,
14144 
                    'isCe' => 1,
14145 
                    'period' => 1,
14146 
                  },
14147 
                  'direction' => 'in',
14148 
                  'hdlType' => 'std_logic',
14149 
                  'width' => 1,
14150 
                },
14151 
                'clk' => {
14152 
                  'attributes' => {
14153 
                    'domain' => 'default',
14154 
                    'group' => 4,
14155 
                    'isClk' => 1,
14156 
                    'period' => 1,
14157 
                    'type' => 'logic',
14158 
                  },
14159 
                  'direction' => 'in',
14160 
                  'hdlType' => 'std_logic',
14161 
                  'width' => 1,
14162 
                },
14163 
                'debug_in_1i' => {
14164 
                  'attributes' => {
14165 
                    'bin_pt' => 0,
14166 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_1i.dat',
14167 
                    'is_floating_block' => 1,
14168 
                    'is_gateway_port' => 1,
14169 
                    'must_be_hdl_vector' => 1,
14170 
                    'period' => 1,
14171 
                    'port_id' => 0,
14172 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_1i/debug_in_1i',
14173 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_1i',
14174 
                    'timingConstraint' => 'none',
14175 
                    'type' => 'UFix_32_0',
14176 
                  },
14177 
                  'direction' => 'in',
14178 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14179 
                  'width' => 32,
14180 
                },
14181 
                'debug_in_2i' => {
14182 
                  'attributes' => {
14183 
                    'bin_pt' => 0,
14184 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_2i.dat',
14185 
                    'is_floating_block' => 1,
14186 
                    'is_gateway_port' => 1,
14187 
                    'must_be_hdl_vector' => 1,
14188 
                    'period' => 1,
14189 
                    'port_id' => 0,
14190 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_2i/debug_in_2i',
14191 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_2i',
14192 
                    'timingConstraint' => 'none',
14193 
                    'type' => 'UFix_32_0',
14194 
                  },
14195 
                  'direction' => 'in',
14196 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14197 
                  'width' => 32,
14198 
                },
14199 
                'debug_in_3i' => {
14200 
                  'attributes' => {
14201 
                    'bin_pt' => 0,
14202 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_3i.dat',
14203 
                    'is_floating_block' => 1,
14204 
                    'is_gateway_port' => 1,
14205 
                    'must_be_hdl_vector' => 1,
14206 
                    'period' => 1,
14207 
                    'port_id' => 0,
14208 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_3i/debug_in_3i',
14209 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_3i',
14210 
                    'timingConstraint' => 'none',
14211 
                    'type' => 'UFix_32_0',
14212 
                  },
14213 
                  'direction' => 'in',
14214 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14215 
                  'width' => 32,
14216 
                },
14217 
                'debug_in_4i' => {
14218 
                  'attributes' => {
14219 
                    'bin_pt' => 0,
14220 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_4i.dat',
14221 
                    'is_floating_block' => 1,
14222 
                    'is_gateway_port' => 1,
14223 
                    'must_be_hdl_vector' => 1,
14224 
                    'period' => 1,
14225 
                    'port_id' => 0,
14226 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_4i/debug_in_4i',
14227 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_4i',
14228 
                    'timingConstraint' => 'none',
14229 
                    'type' => 'UFix_32_0',
14230 
                  },
14231 
                  'direction' => 'in',
14232 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14233 
                  'width' => 32,
14234 
                },
14235 
                'dma_host2board_busy' => {
14236 
                  'attributes' => {
14237 
                    'bin_pt' => 0,
14238 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_dma_host2board_busy.dat',
14239 
                    'is_floating_block' => 1,
14240 
                    'is_gateway_port' => 1,
14241 
                    'must_be_hdl_vector' => 1,
14242 
                    'period' => 1,
14243 
                    'port_id' => 0,
14244 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Busy/DMA_Host2Board_Busy',
14245 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Busy',
14246 
                    'timingConstraint' => 'none',
14247 
                    'type' => 'UFix_1_0',
14248 
                  },
14249 
                  'direction' => 'in',
14250 
                  'hdlType' => 'std_logic',
14251 
                  'width' => 1,
14252 
                },
14253 
                'dma_host2board_done' => {
14254 
                  'attributes' => {
14255 
                    'bin_pt' => 0,
14256 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_dma_host2board_done.dat',
14257 
                    'is_floating_block' => 1,
14258 
                    'is_gateway_port' => 1,
14259 
                    'must_be_hdl_vector' => 1,
14260 
                    'period' => 1,
14261 
                    'port_id' => 0,
14262 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Done/DMA_Host2Board_Done',
14263 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Done',
14264 
                    'timingConstraint' => 'none',
14265 
                    'type' => 'UFix_1_0',
14266 
                  },
14267 
                  'direction' => 'in',
14268 
                  'hdlType' => 'std_logic',
14269 
                  'width' => 1,
14270 
                },
14271 
                'from_register10_data_out' => {
14272 
                  'attributes' => {
14273 
                    'bin_pt' => 0,
14274 
                    'is_floating_block' => 1,
14275 
                    'must_be_hdl_vector' => 1,
14276 
                    'period' => 1,
14277 
                    'port_id' => 0,
14278 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register10/data_out',
14279 
                    'type' => 'UFix_32_0',
14280 
                  },
14281 
                  'direction' => 'in',
14282 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14283 
                  'width' => 32,
14284 
                },
14285 
                'from_register11_data_out' => {
14286 
                  'attributes' => {
14287 
                    'bin_pt' => 0,
14288 
                    'is_floating_block' => 1,
14289 
                    'must_be_hdl_vector' => 1,
14290 
                    'period' => 1,
14291 
                    'port_id' => 0,
14292 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register11/data_out',
14293 
                    'type' => 'UFix_32_0',
14294 
                  },
14295 
                  'direction' => 'in',
14296 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14297 
                  'width' => 32,
14298 
                },
14299 
                'from_register12_data_out' => {
14300 
                  'attributes' => {
14301 
                    'bin_pt' => 0,
14302 
                    'is_floating_block' => 1,
14303 
                    'must_be_hdl_vector' => 1,
14304 
                    'period' => 1,
14305 
                    'port_id' => 0,
14306 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register12/data_out',
14307 
                    'type' => 'UFix_1_0',
14308 
                  },
14309 
                  'direction' => 'in',
14310 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14311 
                  'width' => 1,
14312 
                },
14313 
                'from_register13_data_out' => {
14314 
                  'attributes' => {
14315 
                    'bin_pt' => 0,
14316 
                    'is_floating_block' => 1,
14317 
                    'must_be_hdl_vector' => 1,
14318 
                    'period' => 1,
14319 
                    'port_id' => 0,
14320 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register13/data_out',
14321 
                    'type' => 'UFix_32_0',
14322 
                  },
14323 
                  'direction' => 'in',
14324 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14325 
                  'width' => 32,
14326 
                },
14327 
                'from_register14_data_out' => {
14328 
                  'attributes' => {
14329 
                    'bin_pt' => 0,
14330 
                    'is_floating_block' => 1,
14331 
                    'must_be_hdl_vector' => 1,
14332 
                    'period' => 1,
14333 
                    'port_id' => 0,
14334 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register14/data_out',
14335 
                    'type' => 'UFix_1_0',
14336 
                  },
14337 
                  'direction' => 'in',
14338 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14339 
                  'width' => 1,
14340 
                },
14341 
                'from_register15_data_out' => {
14342 
                  'attributes' => {
14343 
                    'bin_pt' => 0,
14344 
                    'is_floating_block' => 1,
14345 
                    'must_be_hdl_vector' => 1,
14346 
                    'period' => 1,
14347 
                    'port_id' => 0,
14348 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register15/data_out',
14349 
                    'type' => 'UFix_32_0',
14350 
                  },
14351 
                  'direction' => 'in',
14352 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14353 
                  'width' => 32,
14354 
                },
14355 
                'from_register16_data_out' => {
14356 
                  'attributes' => {
14357 
                    'bin_pt' => 0,
14358 
                    'is_floating_block' => 1,
14359 
                    'must_be_hdl_vector' => 1,
14360 
                    'period' => 1,
14361 
                    'port_id' => 0,
14362 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register16/data_out',
14363 
                    'type' => 'UFix_1_0',
14364 
                  },
14365 
                  'direction' => 'in',
14366 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14367 
                  'width' => 1,
14368 
                },
14369 
                'from_register17_data_out' => {
14370 
                  'attributes' => {
14371 
                    'bin_pt' => 0,
14372 
                    'is_floating_block' => 1,
14373 
                    'must_be_hdl_vector' => 1,
14374 
                    'period' => 1,
14375 
                    'port_id' => 0,
14376 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register17/data_out',
14377 
                    'type' => 'UFix_32_0',
14378 
                  },
14379 
                  'direction' => 'in',
14380 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14381 
                  'width' => 32,
14382 
                },
14383 
                'from_register18_data_out' => {
14384 
                  'attributes' => {
14385 
                    'bin_pt' => 0,
14386 
                    'is_floating_block' => 1,
14387 
                    'must_be_hdl_vector' => 1,
14388 
                    'period' => 1,
14389 
                    'port_id' => 0,
14390 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register18/data_out',
14391 
                    'type' => 'UFix_1_0',
14392 
                  },
14393 
                  'direction' => 'in',
14394 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14395 
                  'width' => 1,
14396 
                },
14397 
                'from_register19_data_out' => {
14398 
                  'attributes' => {
14399 
                    'bin_pt' => 0,
14400 
                    'is_floating_block' => 1,
14401 
                    'must_be_hdl_vector' => 1,
14402 
                    'period' => 1,
14403 
                    'port_id' => 0,
14404 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register19/data_out',
14405 
                    'type' => 'UFix_32_0',
14406 
                  },
14407 
                  'direction' => 'in',
14408 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14409 
                  'width' => 32,
14410 
                },
14411 
                'from_register1_data_out' => {
14412 
                  'attributes' => {
14413 
                    'bin_pt' => 0,
14414 
                    'is_floating_block' => 1,
14415 
                    'must_be_hdl_vector' => 1,
14416 
                    'period' => 1,
14417 
                    'port_id' => 0,
14418 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register1/data_out',
14419 
                    'type' => 'UFix_1_0',
14420 
                  },
14421 
                  'direction' => 'in',
14422 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14423 
                  'width' => 1,
14424 
                },
14425 
                'from_register20_data_out' => {
14426 
                  'attributes' => {
14427 
                    'bin_pt' => 0,
14428 
                    'is_floating_block' => 1,
14429 
                    'must_be_hdl_vector' => 1,
14430 
                    'period' => 1,
14431 
                    'port_id' => 0,
14432 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register20/data_out',
14433 
                    'type' => 'UFix_1_0',
14434 
                  },
14435 
                  'direction' => 'in',
14436 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14437 
                  'width' => 1,
14438 
                },
14439 
                'from_register21_data_out' => {
14440 
                  'attributes' => {
14441 
                    'bin_pt' => 0,
14442 
                    'is_floating_block' => 1,
14443 
                    'must_be_hdl_vector' => 1,
14444 
                    'period' => 1,
14445 
                    'port_id' => 0,
14446 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register21/data_out',
14447 
                    'type' => 'UFix_32_0',
14448 
                  },
14449 
                  'direction' => 'in',
14450 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14451 
                  'width' => 32,
14452 
                },
14453 
                'from_register22_data_out' => {
14454 
                  'attributes' => {
14455 
                    'bin_pt' => 0,
14456 
                    'is_floating_block' => 1,
14457 
                    'must_be_hdl_vector' => 1,
14458 
                    'period' => 1,
14459 
                    'port_id' => 0,
14460 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register22/data_out',
14461 
                    'type' => 'UFix_1_0',
14462 
                  },
14463 
                  'direction' => 'in',
14464 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14465 
                  'width' => 1,
14466 
                },
14467 
                'from_register23_data_out' => {
14468 
                  'attributes' => {
14469 
                    'bin_pt' => 0,
14470 
                    'is_floating_block' => 1,
14471 
                    'must_be_hdl_vector' => 1,
14472 
                    'period' => 1,
14473 
                    'port_id' => 0,
14474 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register23/data_out',
14475 
                    'type' => 'UFix_32_0',
14476 
                  },
14477 
                  'direction' => 'in',
14478 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14479 
                  'width' => 32,
14480 
                },
14481 
                'from_register24_data_out' => {
14482 
                  'attributes' => {
14483 
                    'bin_pt' => 0,
14484 
                    'is_floating_block' => 1,
14485 
                    'must_be_hdl_vector' => 1,
14486 
                    'period' => 1,
14487 
                    'port_id' => 0,
14488 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register24/data_out',
14489 
                    'type' => 'UFix_1_0',
14490 
                  },
14491 
                  'direction' => 'in',
14492 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14493 
                  'width' => 1,
14494 
                },
14495 
                'from_register25_data_out' => {
14496 
                  'attributes' => {
14497 
                    'bin_pt' => 0,
14498 
                    'is_floating_block' => 1,
14499 
                    'must_be_hdl_vector' => 1,
14500 
                    'period' => 1,
14501 
                    'port_id' => 0,
14502 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register25/data_out',
14503 
                    'type' => 'UFix_32_0',
14504 
                  },
14505 
                  'direction' => 'in',
14506 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14507 
                  'width' => 32,
14508 
                },
14509 
                'from_register26_data_out' => {
14510 
                  'attributes' => {
14511 
                    'bin_pt' => 0,
14512 
                    'is_floating_block' => 1,
14513 
                    'must_be_hdl_vector' => 1,
14514 
                    'period' => 1,
14515 
                    'port_id' => 0,
14516 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register26/data_out',
14517 
                    'type' => 'UFix_1_0',
14518 
                  },
14519 
                  'direction' => 'in',
14520 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14521 
                  'width' => 1,
14522 
                },
14523 
                'from_register27_data_out' => {
14524 
                  'attributes' => {
14525 
                    'bin_pt' => 0,
14526 
                    'is_floating_block' => 1,
14527 
                    'must_be_hdl_vector' => 1,
14528 
                    'period' => 1,
14529 
                    'port_id' => 0,
14530 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register27/data_out',
14531 
                    'type' => 'UFix_32_0',
14532 
                  },
14533 
                  'direction' => 'in',
14534 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14535 
                  'width' => 32,
14536 
                },
14537 
                'from_register28_data_out' => {
14538 
                  'attributes' => {
14539 
                    'bin_pt' => 0,
14540 
                    'is_floating_block' => 1,
14541 
                    'must_be_hdl_vector' => 1,
14542 
                    'period' => 1,
14543 
                    'port_id' => 0,
14544 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register28/data_out',
14545 
                    'type' => 'UFix_1_0',
14546 
                  },
14547 
                  'direction' => 'in',
14548 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14549 
                  'width' => 1,
14550 
                },
14551 
                'from_register2_data_out' => {
14552 
                  'attributes' => {
14553 
                    'bin_pt' => 0,
14554 
                    'is_floating_block' => 1,
14555 
                    'must_be_hdl_vector' => 1,
14556 
                    'period' => 1,
14557 
                    'port_id' => 0,
14558 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register2/data_out',
14559 
                    'type' => 'UFix_1_0',
14560 
                  },
14561 
                  'direction' => 'in',
14562 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14563 
                  'width' => 1,
14564 
                },
14565 
                'from_register3_data_out' => {
14566 
                  'attributes' => {
14567 
                    'bin_pt' => 0,
14568 
                    'is_floating_block' => 1,
14569 
                    'must_be_hdl_vector' => 1,
14570 
                    'period' => 1,
14571 
                    'port_id' => 0,
14572 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register3/data_out',
14573 
                    'type' => 'UFix_32_0',
14574 
                  },
14575 
                  'direction' => 'in',
14576 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14577 
                  'width' => 32,
14578 
                },
14579 
                'from_register4_data_out' => {
14580 
                  'attributes' => {
14581 
                    'bin_pt' => 0,
14582 
                    'is_floating_block' => 1,
14583 
                    'must_be_hdl_vector' => 1,
14584 
                    'period' => 1,
14585 
                    'port_id' => 0,
14586 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register4/data_out',
14587 
                    'type' => 'UFix_1_0',
14588 
                  },
14589 
                  'direction' => 'in',
14590 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14591 
                  'width' => 1,
14592 
                },
14593 
                'from_register5_data_out' => {
14594 
                  'attributes' => {
14595 
                    'bin_pt' => 0,
14596 
                    'is_floating_block' => 1,
14597 
                    'must_be_hdl_vector' => 1,
14598 
                    'period' => 1,
14599 
                    'port_id' => 0,
14600 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register5/data_out',
14601 
                    'type' => 'UFix_32_0',
14602 
                  },
14603 
                  'direction' => 'in',
14604 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14605 
                  'width' => 32,
14606 
                },
14607 
                'from_register6_data_out' => {
14608 
                  'attributes' => {
14609 
                    'bin_pt' => 0,
14610 
                    'is_floating_block' => 1,
14611 
                    'must_be_hdl_vector' => 1,
14612 
                    'period' => 1,
14613 
                    'port_id' => 0,
14614 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register6/data_out',
14615 
                    'type' => 'UFix_1_0',
14616 
                  },
14617 
                  'direction' => 'in',
14618 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14619 
                  'width' => 1,
14620 
                },
14621 
                'from_register7_data_out' => {
14622 
                  'attributes' => {
14623 
                    'bin_pt' => 0,
14624 
                    'is_floating_block' => 1,
14625 
                    'must_be_hdl_vector' => 1,
14626 
                    'period' => 1,
14627 
                    'port_id' => 0,
14628 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register7/data_out',
14629 
                    'type' => 'UFix_32_0',
14630 
                  },
14631 
                  'direction' => 'in',
14632 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14633 
                  'width' => 32,
14634 
                },
14635 
                'from_register8_data_out' => {
14636 
                  'attributes' => {
14637 
                    'bin_pt' => 0,
14638 
                    'is_floating_block' => 1,
14639 
                    'must_be_hdl_vector' => 1,
14640 
                    'period' => 1,
14641 
                    'port_id' => 0,
14642 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register8/data_out',
14643 
                    'type' => 'UFix_32_0',
14644 
                  },
14645 
                  'direction' => 'in',
14646 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14647 
                  'width' => 32,
14648 
                },
14649 
                'from_register9_data_out' => {
14650 
                  'attributes' => {
14651 
                    'bin_pt' => 0,
14652 
                    'is_floating_block' => 1,
14653 
                    'must_be_hdl_vector' => 1,
14654 
                    'period' => 1,
14655 
                    'port_id' => 0,
14656 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register9/data_out',
14657 
                    'type' => 'UFix_1_0',
14658 
                  },
14659 
                  'direction' => 'in',
14660 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14661 
                  'width' => 1,
14662 
                },
14663 
                'reg01_rd' => {
14664 
                  'attributes' => {
14665 
                    'bin_pt' => 0,
14666 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_rd.dat',
14667 
                    'is_floating_block' => 1,
14668 
                    'is_gateway_port' => 1,
14669 
                    'must_be_hdl_vector' => 1,
14670 
                    'period' => 1,
14671 
                    'port_id' => 0,
14672 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rd/reg01_rd',
14673 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rd',
14674 
                    'timingConstraint' => 'none',
14675 
                    'type' => 'UFix_32_0',
14676 
                  },
14677 
                  'direction' => 'out',
14678 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14679 
                  'width' => 32,
14680 
                },
14681 
                'reg01_rv' => {
14682 
                  'attributes' => {
14683 
                    'bin_pt' => 0,
14684 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_rv.dat',
14685 
                    'is_floating_block' => 1,
14686 
                    'is_gateway_port' => 1,
14687 
                    'must_be_hdl_vector' => 1,
14688 
                    'period' => 1,
14689 
                    'port_id' => 0,
14690 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rv/reg01_rv',
14691 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rv',
14692 
                    'timingConstraint' => 'none',
14693 
                    'type' => 'UFix_1_0',
14694 
                  },
14695 
                  'direction' => 'out',
14696 
                  'hdlType' => 'std_logic',
14697 
                  'width' => 1,
14698 
                },
14699 
                'reg01_td' => {
14700 
                  'attributes' => {
14701 
                    'bin_pt' => 0,
14702 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_td.dat',
14703 
                    'is_floating_block' => 1,
14704 
                    'is_gateway_port' => 1,
14705 
                    'must_be_hdl_vector' => 1,
14706 
                    'period' => 1,
14707 
                    'port_id' => 0,
14708 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_td/reg01_td',
14709 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_td',
14710 
                    'timingConstraint' => 'none',
14711 
                    'type' => 'UFix_32_0',
14712 
                  },
14713 
                  'direction' => 'in',
14714 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14715 
                  'width' => 32,
14716 
                },
14717 
                'reg01_tv' => {
14718 
                  'attributes' => {
14719 
                    'bin_pt' => 0,
14720 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_tv.dat',
14721 
                    'is_floating_block' => 1,
14722 
                    'is_gateway_port' => 1,
14723 
                    'must_be_hdl_vector' => 1,
14724 
                    'period' => 1,
14725 
                    'port_id' => 0,
14726 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_tv/reg01_tv',
14727 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_tv',
14728 
                    'timingConstraint' => 'none',
14729 
                    'type' => 'Bool',
14730 
                  },
14731 
                  'direction' => 'in',
14732 
                  'hdlType' => 'std_logic',
14733 
                  'width' => 1,
14734 
                },
14735 
                'reg02_rd' => {
14736 
                  'attributes' => {
14737 
                    'bin_pt' => 0,
14738 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_rd.dat',
14739 
                    'is_floating_block' => 1,
14740 
                    'is_gateway_port' => 1,
14741 
                    'must_be_hdl_vector' => 1,
14742 
                    'period' => 1,
14743 
                    'port_id' => 0,
14744 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rd/reg02_rd',
14745 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rd',
14746 
                    'timingConstraint' => 'none',
14747 
                    'type' => 'UFix_32_0',
14748 
                  },
14749 
                  'direction' => 'out',
14750 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14751 
                  'width' => 32,
14752 
                },
14753 
                'reg02_rv' => {
14754 
                  'attributes' => {
14755 
                    'bin_pt' => 0,
14756 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_rv.dat',
14757 
                    'is_floating_block' => 1,
14758 
                    'is_gateway_port' => 1,
14759 
                    'must_be_hdl_vector' => 1,
14760 
                    'period' => 1,
14761 
                    'port_id' => 0,
14762 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rv/reg02_rv',
14763 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rv',
14764 
                    'timingConstraint' => 'none',
14765 
                    'type' => 'UFix_1_0',
14766 
                  },
14767 
                  'direction' => 'out',
14768 
                  'hdlType' => 'std_logic',
14769 
                  'width' => 1,
14770 
                },
14771 
                'reg02_td' => {
14772 
                  'attributes' => {
14773 
                    'bin_pt' => 0,
14774 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_td.dat',
14775 
                    'is_floating_block' => 1,
14776 
                    'is_gateway_port' => 1,
14777 
                    'must_be_hdl_vector' => 1,
14778 
                    'period' => 1,
14779 
                    'port_id' => 0,
14780 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_td/reg02_td',
14781 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_td',
14782 
                    'timingConstraint' => 'none',
14783 
                    'type' => 'UFix_32_0',
14784 
                  },
14785 
                  'direction' => 'in',
14786 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14787 
                  'width' => 32,
14788 
                },
14789 
                'reg02_tv' => {
14790 
                  'attributes' => {
14791 
                    'bin_pt' => 0,
14792 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_tv.dat',
14793 
                    'is_floating_block' => 1,
14794 
                    'is_gateway_port' => 1,
14795 
                    'must_be_hdl_vector' => 1,
14796 
                    'period' => 1,
14797 
                    'port_id' => 0,
14798 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_tv/reg02_tv',
14799 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_tv',
14800 
                    'timingConstraint' => 'none',
14801 
                    'type' => 'Bool',
14802 
                  },
14803 
                  'direction' => 'in',
14804 
                  'hdlType' => 'std_logic',
14805 
                  'width' => 1,
14806 
                },
14807 
                'reg03_rd' => {
14808 
                  'attributes' => {
14809 
                    'bin_pt' => 0,
14810 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_rd.dat',
14811 
                    'is_floating_block' => 1,
14812 
                    'is_gateway_port' => 1,
14813 
                    'must_be_hdl_vector' => 1,
14814 
                    'period' => 1,
14815 
                    'port_id' => 0,
14816 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rd/reg03_rd',
14817 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rd',
14818 
                    'timingConstraint' => 'none',
14819 
                    'type' => 'UFix_32_0',
14820 
                  },
14821 
                  'direction' => 'out',
14822 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14823 
                  'width' => 32,
14824 
                },
14825 
                'reg03_rv' => {
14826 
                  'attributes' => {
14827 
                    'bin_pt' => 0,
14828 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_rv.dat',
14829 
                    'is_floating_block' => 1,
14830 
                    'is_gateway_port' => 1,
14831 
                    'must_be_hdl_vector' => 1,
14832 
                    'period' => 1,
14833 
                    'port_id' => 0,
14834 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rv/reg03_rv',
14835 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rv',
14836 
                    'timingConstraint' => 'none',
14837 
                    'type' => 'UFix_1_0',
14838 
                  },
14839 
                  'direction' => 'out',
14840 
                  'hdlType' => 'std_logic',
14841 
                  'width' => 1,
14842 
                },
14843 
                'reg03_td' => {
14844 
                  'attributes' => {
14845 
                    'bin_pt' => 0,
14846 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_td.dat',
14847 
                    'is_floating_block' => 1,
14848 
                    'is_gateway_port' => 1,
14849 
                    'must_be_hdl_vector' => 1,
14850 
                    'period' => 1,
14851 
                    'port_id' => 0,
14852 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_td/reg03_td',
14853 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_td',
14854 
                    'timingConstraint' => 'none',
14855 
                    'type' => 'UFix_32_0',
14856 
                  },
14857 
                  'direction' => 'in',
14858 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14859 
                  'width' => 32,
14860 
                },
14861 
                'reg03_tv' => {
14862 
                  'attributes' => {
14863 
                    'bin_pt' => 0,
14864 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_tv.dat',
14865 
                    'is_floating_block' => 1,
14866 
                    'is_gateway_port' => 1,
14867 
                    'must_be_hdl_vector' => 1,
14868 
                    'period' => 1,
14869 
                    'port_id' => 0,
14870 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_tv/reg03_tv',
14871 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_tv',
14872 
                    'timingConstraint' => 'none',
14873 
                    'type' => 'Bool',
14874 
                  },
14875 
                  'direction' => 'in',
14876 
                  'hdlType' => 'std_logic',
14877 
                  'width' => 1,
14878 
                },
14879 
                'reg04_rd' => {
14880 
                  'attributes' => {
14881 
                    'bin_pt' => 0,
14882 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_rd.dat',
14883 
                    'is_floating_block' => 1,
14884 
                    'is_gateway_port' => 1,
14885 
                    'must_be_hdl_vector' => 1,
14886 
                    'period' => 1,
14887 
                    'port_id' => 0,
14888 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rd/reg04_rd',
14889 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rd',
14890 
                    'timingConstraint' => 'none',
14891 
                    'type' => 'UFix_32_0',
14892 
                  },
14893 
                  'direction' => 'out',
14894 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14895 
                  'width' => 32,
14896 
                },
14897 
                'reg04_rv' => {
14898 
                  'attributes' => {
14899 
                    'bin_pt' => 0,
14900 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_rv.dat',
14901 
                    'is_floating_block' => 1,
14902 
                    'is_gateway_port' => 1,
14903 
                    'must_be_hdl_vector' => 1,
14904 
                    'period' => 1,
14905 
                    'port_id' => 0,
14906 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rv/reg04_rv',
14907 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rv',
14908 
                    'timingConstraint' => 'none',
14909 
                    'type' => 'UFix_1_0',
14910 
                  },
14911 
                  'direction' => 'out',
14912 
                  'hdlType' => 'std_logic',
14913 
                  'width' => 1,
14914 
                },
14915 
                'reg04_td' => {
14916 
                  'attributes' => {
14917 
                    'bin_pt' => 0,
14918 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_td.dat',
14919 
                    'is_floating_block' => 1,
14920 
                    'is_gateway_port' => 1,
14921 
                    'must_be_hdl_vector' => 1,
14922 
                    'period' => 1,
14923 
                    'port_id' => 0,
14924 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_td/reg04_td',
14925 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_td',
14926 
                    'timingConstraint' => 'none',
14927 
                    'type' => 'UFix_32_0',
14928 
                  },
14929 
                  'direction' => 'in',
14930 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14931 
                  'width' => 32,
14932 
                },
14933 
                'reg04_tv' => {
14934 
                  'attributes' => {
14935 
                    'bin_pt' => 0,
14936 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_tv.dat',
14937 
                    'is_floating_block' => 1,
14938 
                    'is_gateway_port' => 1,
14939 
                    'must_be_hdl_vector' => 1,
14940 
                    'period' => 1,
14941 
                    'port_id' => 0,
14942 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_tv/reg04_tv',
14943 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_tv',
14944 
                    'timingConstraint' => 'none',
14945 
                    'type' => 'Bool',
14946 
                  },
14947 
                  'direction' => 'in',
14948 
                  'hdlType' => 'std_logic',
14949 
                  'width' => 1,
14950 
                },
14951 
                'reg05_rd' => {
14952 
                  'attributes' => {
14953 
                    'bin_pt' => 0,
14954 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_rd.dat',
14955 
                    'is_floating_block' => 1,
14956 
                    'is_gateway_port' => 1,
14957 
                    'must_be_hdl_vector' => 1,
14958 
                    'period' => 1,
14959 
                    'port_id' => 0,
14960 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rd/reg05_rd',
14961 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rd',
14962 
                    'timingConstraint' => 'none',
14963 
                    'type' => 'UFix_32_0',
14964 
                  },
14965 
                  'direction' => 'out',
14966 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14967 
                  'width' => 32,
14968 
                },
14969 
                'reg05_rv' => {
14970 
                  'attributes' => {
14971 
                    'bin_pt' => 0,
14972 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_rv.dat',
14973 
                    'is_floating_block' => 1,
14974 
                    'is_gateway_port' => 1,
14975 
                    'must_be_hdl_vector' => 1,
14976 
                    'period' => 1,
14977 
                    'port_id' => 0,
14978 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rv/reg05_rv',
14979 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rv',
14980 
                    'timingConstraint' => 'none',
14981 
                    'type' => 'UFix_1_0',
14982 
                  },
14983 
                  'direction' => 'out',
14984 
                  'hdlType' => 'std_logic',
14985 
                  'width' => 1,
14986 
                },
14987 
                'reg05_td' => {
14988 
                  'attributes' => {
14989 
                    'bin_pt' => 0,
14990 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_td.dat',
14991 
                    'is_floating_block' => 1,
14992 
                    'is_gateway_port' => 1,
14993 
                    'must_be_hdl_vector' => 1,
14994 
                    'period' => 1,
14995 
                    'port_id' => 0,
14996 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_td/reg05_td',
14997 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_td',
14998 
                    'timingConstraint' => 'none',
14999 
                    'type' => 'UFix_32_0',
15000 
                  },
15001 
                  'direction' => 'in',
15002 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15003 
                  'width' => 32,
15004 
                },
15005 
                'reg05_tv' => {
15006 
                  'attributes' => {
15007 
                    'bin_pt' => 0,
15008 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_tv.dat',
15009 
                    'is_floating_block' => 1,
15010 
                    'is_gateway_port' => 1,
15011 
                    'must_be_hdl_vector' => 1,
15012 
                    'period' => 1,
15013 
                    'port_id' => 0,
15014 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_tv/reg05_tv',
15015 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_tv',
15016 
                    'timingConstraint' => 'none',
15017 
                    'type' => 'Bool',
15018 
                  },
15019 
                  'direction' => 'in',
15020 
                  'hdlType' => 'std_logic',
15021 
                  'width' => 1,
15022 
                },
15023 
                'reg06_rd' => {
15024 
                  'attributes' => {
15025 
                    'bin_pt' => 0,
15026 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_rd.dat',
15027 
                    'is_floating_block' => 1,
15028 
                    'is_gateway_port' => 1,
15029 
                    'must_be_hdl_vector' => 1,
15030 
                    'period' => 1,
15031 
                    'port_id' => 0,
15032 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rd/reg06_rd',
15033 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rd',
15034 
                    'timingConstraint' => 'none',
15035 
                    'type' => 'UFix_32_0',
15036 
                  },
15037 
                  'direction' => 'out',
15038 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15039 
                  'width' => 32,
15040 
                },
15041 
                'reg06_rv' => {
15042 
                  'attributes' => {
15043 
                    'bin_pt' => 0,
15044 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_rv.dat',
15045 
                    'is_floating_block' => 1,
15046 
                    'is_gateway_port' => 1,
15047 
                    'must_be_hdl_vector' => 1,
15048 
                    'period' => 1,
15049 
                    'port_id' => 0,
15050 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rv/reg06_rv',
15051 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rv',
15052 
                    'timingConstraint' => 'none',
15053 
                    'type' => 'UFix_1_0',
15054 
                  },
15055 
                  'direction' => 'out',
15056 
                  'hdlType' => 'std_logic',
15057 
                  'width' => 1,
15058 
                },
15059 
                'reg06_td' => {
15060 
                  'attributes' => {
15061 
                    'bin_pt' => 0,
15062 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_td.dat',
15063 
                    'is_floating_block' => 1,
15064 
                    'is_gateway_port' => 1,
15065 
                    'must_be_hdl_vector' => 1,
15066 
                    'period' => 1,
15067 
                    'port_id' => 0,
15068 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_td/reg06_td',
15069 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_td',
15070 
                    'timingConstraint' => 'none',
15071 
                    'type' => 'UFix_32_0',
15072 
                  },
15073 
                  'direction' => 'in',
15074 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15075 
                  'width' => 32,
15076 
                },
15077 
                'reg06_tv' => {
15078 
                  'attributes' => {
15079 
                    'bin_pt' => 0,
15080 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_tv.dat',
15081 
                    'is_floating_block' => 1,
15082 
                    'is_gateway_port' => 1,
15083 
                    'must_be_hdl_vector' => 1,
15084 
                    'period' => 1,
15085 
                    'port_id' => 0,
15086 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_tv/reg06_tv',
15087 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_tv',
15088 
                    'timingConstraint' => 'none',
15089 
                    'type' => 'Bool',
15090 
                  },
15091 
                  'direction' => 'in',
15092 
                  'hdlType' => 'std_logic',
15093 
                  'width' => 1,
15094 
                },
15095 
                'reg07_rd' => {
15096 
                  'attributes' => {
15097 
                    'bin_pt' => 0,
15098 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_rd.dat',
15099 
                    'is_floating_block' => 1,
15100 
                    'is_gateway_port' => 1,
15101 
                    'must_be_hdl_vector' => 1,
15102 
                    'period' => 1,
15103 
                    'port_id' => 0,
15104 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rd/reg07_rd',
15105 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rd',
15106 
                    'timingConstraint' => 'none',
15107 
                    'type' => 'UFix_32_0',
15108 
                  },
15109 
                  'direction' => 'out',
15110 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15111 
                  'width' => 32,
15112 
                },
15113 
                'reg07_rv' => {
15114 
                  'attributes' => {
15115 
                    'bin_pt' => 0,
15116 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_rv.dat',
15117 
                    'is_floating_block' => 1,
15118 
                    'is_gateway_port' => 1,
15119 
                    'must_be_hdl_vector' => 1,
15120 
                    'period' => 1,
15121 
                    'port_id' => 0,
15122 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rv/reg07_rv',
15123 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rv',
15124 
                    'timingConstraint' => 'none',
15125 
                    'type' => 'UFix_1_0',
15126 
                  },
15127 
                  'direction' => 'out',
15128 
                  'hdlType' => 'std_logic',
15129 
                  'width' => 1,
15130 
                },
15131 
                'reg07_td' => {
15132 
                  'attributes' => {
15133 
                    'bin_pt' => 0,
15134 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_td.dat',
15135 
                    'is_floating_block' => 1,
15136 
                    'is_gateway_port' => 1,
15137 
                    'must_be_hdl_vector' => 1,
15138 
                    'period' => 1,
15139 
                    'port_id' => 0,
15140 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_td/reg07_td',
15141 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_td',
15142 
                    'timingConstraint' => 'none',
15143 
                    'type' => 'UFix_32_0',
15144 
                  },
15145 
                  'direction' => 'in',
15146 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15147 
                  'width' => 32,
15148 
                },
15149 
                'reg07_tv' => {
15150 
                  'attributes' => {
15151 
                    'bin_pt' => 0,
15152 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_tv.dat',
15153 
                    'is_floating_block' => 1,
15154 
                    'is_gateway_port' => 1,
15155 
                    'must_be_hdl_vector' => 1,
15156 
                    'period' => 1,
15157 
                    'port_id' => 0,
15158 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_tv/reg07_tv',
15159 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_tv',
15160 
                    'timingConstraint' => 'none',
15161 
                    'type' => 'Bool',
15162 
                  },
15163 
                  'direction' => 'in',
15164 
                  'hdlType' => 'std_logic',
15165 
                  'width' => 1,
15166 
                },
15167 
                'reg08_rd' => {
15168 
                  'attributes' => {
15169 
                    'bin_pt' => 0,
15170 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_rd.dat',
15171 
                    'is_floating_block' => 1,
15172 
                    'is_gateway_port' => 1,
15173 
                    'must_be_hdl_vector' => 1,
15174 
                    'period' => 1,
15175 
                    'port_id' => 0,
15176 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rd/reg08_rd',
15177 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rd',
15178 
                    'timingConstraint' => 'none',
15179 
                    'type' => 'UFix_32_0',
15180 
                  },
15181 
                  'direction' => 'out',
15182 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15183 
                  'width' => 32,
15184 
                },
15185 
                'reg08_rv' => {
15186 
                  'attributes' => {
15187 
                    'bin_pt' => 0,
15188 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_rv.dat',
15189 
                    'is_floating_block' => 1,
15190 
                    'is_gateway_port' => 1,
15191 
                    'must_be_hdl_vector' => 1,
15192 
                    'period' => 1,
15193 
                    'port_id' => 0,
15194 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rv/reg08_rv',
15195 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rv',
15196 
                    'timingConstraint' => 'none',
15197 
                    'type' => 'UFix_1_0',
15198 
                  },
15199 
                  'direction' => 'out',
15200 
                  'hdlType' => 'std_logic',
15201 
                  'width' => 1,
15202 
                },
15203 
                'reg08_td' => {
15204 
                  'attributes' => {
15205 
                    'bin_pt' => 0,
15206 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_td.dat',
15207 
                    'is_floating_block' => 1,
15208 
                    'is_gateway_port' => 1,
15209 
                    'must_be_hdl_vector' => 1,
15210 
                    'period' => 1,
15211 
                    'port_id' => 0,
15212 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_td/reg08_td',
15213 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_td',
15214 
                    'timingConstraint' => 'none',
15215 
                    'type' => 'UFix_32_0',
15216 
                  },
15217 
                  'direction' => 'in',
15218 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15219 
                  'width' => 32,
15220 
                },
15221 
                'reg08_tv' => {
15222 
                  'attributes' => {
15223 
                    'bin_pt' => 0,
15224 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_tv.dat',
15225 
                    'is_floating_block' => 1,
15226 
                    'is_gateway_port' => 1,
15227 
                    'must_be_hdl_vector' => 1,
15228 
                    'period' => 1,
15229 
                    'port_id' => 0,
15230 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_tv/reg08_tv',
15231 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_tv',
15232 
                    'timingConstraint' => 'none',
15233 
                    'type' => 'Bool',
15234 
                  },
15235 
                  'direction' => 'in',
15236 
                  'hdlType' => 'std_logic',
15237 
                  'width' => 1,
15238 
                },
15239 
                'reg09_rd' => {
15240 
                  'attributes' => {
15241 
                    'bin_pt' => 0,
15242 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_rd.dat',
15243 
                    'is_floating_block' => 1,
15244 
                    'is_gateway_port' => 1,
15245 
                    'must_be_hdl_vector' => 1,
15246 
                    'period' => 1,
15247 
                    'port_id' => 0,
15248 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rd/reg09_rd',
15249 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rd',
15250 
                    'timingConstraint' => 'none',
15251 
                    'type' => 'UFix_32_0',
15252 
                  },
15253 
                  'direction' => 'out',
15254 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15255 
                  'width' => 32,
15256 
                },
15257 
                'reg09_rv' => {
15258 
                  'attributes' => {
15259 
                    'bin_pt' => 0,
15260 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_rv.dat',
15261 
                    'is_floating_block' => 1,
15262 
                    'is_gateway_port' => 1,
15263 
                    'must_be_hdl_vector' => 1,
15264 
                    'period' => 1,
15265 
                    'port_id' => 0,
15266 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rv/reg09_rv',
15267 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rv',
15268 
                    'timingConstraint' => 'none',
15269 
                    'type' => 'UFix_1_0',
15270 
                  },
15271 
                  'direction' => 'out',
15272 
                  'hdlType' => 'std_logic',
15273 
                  'width' => 1,
15274 
                },
15275 
                'reg09_td' => {
15276 
                  'attributes' => {
15277 
                    'bin_pt' => 0,
15278 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_td.dat',
15279 
                    'is_floating_block' => 1,
15280 
                    'is_gateway_port' => 1,
15281 
                    'must_be_hdl_vector' => 1,
15282 
                    'period' => 1,
15283 
                    'port_id' => 0,
15284 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_td/reg09_td',
15285 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_td',
15286 
                    'timingConstraint' => 'none',
15287 
                    'type' => 'UFix_32_0',
15288 
                  },
15289 
                  'direction' => 'in',
15290 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15291 
                  'width' => 32,
15292 
                },
15293 
                'reg09_tv' => {
15294 
                  'attributes' => {
15295 
                    'bin_pt' => 0,
15296 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_tv.dat',
15297 
                    'is_floating_block' => 1,
15298 
                    'is_gateway_port' => 1,
15299 
                    'must_be_hdl_vector' => 1,
15300 
                    'period' => 1,
15301 
                    'port_id' => 0,
15302 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_tv/reg09_tv',
15303 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_tv',
15304 
                    'timingConstraint' => 'none',
15305 
                    'type' => 'Bool',
15306 
                  },
15307 
                  'direction' => 'in',
15308 
                  'hdlType' => 'std_logic',
15309 
                  'width' => 1,
15310 
                },
15311 
                'reg10_rd' => {
15312 
                  'attributes' => {
15313 
                    'bin_pt' => 0,
15314 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_rd.dat',
15315 
                    'is_floating_block' => 1,
15316 
                    'is_gateway_port' => 1,
15317 
                    'must_be_hdl_vector' => 1,
15318 
                    'period' => 1,
15319 
                    'port_id' => 0,
15320 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rd/reg10_rd',
15321 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rd',
15322 
                    'timingConstraint' => 'none',
15323 
                    'type' => 'UFix_32_0',
15324 
                  },
15325 
                  'direction' => 'out',
15326 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15327 
                  'width' => 32,
15328 
                },
15329 
                'reg10_rv' => {
15330 
                  'attributes' => {
15331 
                    'bin_pt' => 0,
15332 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_rv.dat',
15333 
                    'is_floating_block' => 1,
15334 
                    'is_gateway_port' => 1,
15335 
                    'must_be_hdl_vector' => 1,
15336 
                    'period' => 1,
15337 
                    'port_id' => 0,
15338 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rv/reg10_rv',
15339 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rv',
15340 
                    'timingConstraint' => 'none',
15341 
                    'type' => 'UFix_1_0',
15342 
                  },
15343 
                  'direction' => 'out',
15344 
                  'hdlType' => 'std_logic',
15345 
                  'width' => 1,
15346 
                },
15347 
                'reg10_td' => {
15348 
                  'attributes' => {
15349 
                    'bin_pt' => 0,
15350 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_td.dat',
15351 
                    'is_floating_block' => 1,
15352 
                    'is_gateway_port' => 1,
15353 
                    'must_be_hdl_vector' => 1,
15354 
                    'period' => 1,
15355 
                    'port_id' => 0,
15356 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_td/reg10_td',
15357 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_td',
15358 
                    'timingConstraint' => 'none',
15359 
                    'type' => 'UFix_32_0',
15360 
                  },
15361 
                  'direction' => 'in',
15362 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15363 
                  'width' => 32,
15364 
                },
15365 
                'reg10_tv' => {
15366 
                  'attributes' => {
15367 
                    'bin_pt' => 0,
15368 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_tv.dat',
15369 
                    'is_floating_block' => 1,
15370 
                    'is_gateway_port' => 1,
15371 
                    'must_be_hdl_vector' => 1,
15372 
                    'period' => 1,
15373 
                    'port_id' => 0,
15374 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_tv/reg10_tv',
15375 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_tv',
15376 
                    'timingConstraint' => 'none',
15377 
                    'type' => 'Bool',
15378 
                  },
15379 
                  'direction' => 'in',
15380 
                  'hdlType' => 'std_logic',
15381 
                  'width' => 1,
15382 
                },
15383 
                'reg11_rd' => {
15384 
                  'attributes' => {
15385 
                    'bin_pt' => 0,
15386 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_rd.dat',
15387 
                    'is_floating_block' => 1,
15388 
                    'is_gateway_port' => 1,
15389 
                    'must_be_hdl_vector' => 1,
15390 
                    'period' => 1,
15391 
                    'port_id' => 0,
15392 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rd/reg11_rd',
15393 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rd',
15394 
                    'timingConstraint' => 'none',
15395 
                    'type' => 'UFix_32_0',
15396 
                  },
15397 
                  'direction' => 'out',
15398 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15399 
                  'width' => 32,
15400 
                },
15401 
                'reg11_rv' => {
15402 
                  'attributes' => {
15403 
                    'bin_pt' => 0,
15404 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_rv.dat',
15405 
                    'is_floating_block' => 1,
15406 
                    'is_gateway_port' => 1,
15407 
                    'must_be_hdl_vector' => 1,
15408 
                    'period' => 1,
15409 
                    'port_id' => 0,
15410 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rv/reg11_rv',
15411 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rv',
15412 
                    'timingConstraint' => 'none',
15413 
                    'type' => 'UFix_1_0',
15414 
                  },
15415 
                  'direction' => 'out',
15416 
                  'hdlType' => 'std_logic',
15417 
                  'width' => 1,
15418 
                },
15419 
                'reg11_td' => {
15420 
                  'attributes' => {
15421 
                    'bin_pt' => 0,
15422 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_td.dat',
15423 
                    'is_floating_block' => 1,
15424 
                    'is_gateway_port' => 1,
15425 
                    'must_be_hdl_vector' => 1,
15426 
                    'period' => 1,
15427 
                    'port_id' => 0,
15428 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_td/reg11_td',
15429 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_td',
15430 
                    'timingConstraint' => 'none',
15431 
                    'type' => 'UFix_32_0',
15432 
                  },
15433 
                  'direction' => 'in',
15434 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15435 
                  'width' => 32,
15436 
                },
15437 
                'reg11_tv' => {
15438 
                  'attributes' => {
15439 
                    'bin_pt' => 0,
15440 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_tv.dat',
15441 
                    'is_floating_block' => 1,
15442 
                    'is_gateway_port' => 1,
15443 
                    'must_be_hdl_vector' => 1,
15444 
                    'period' => 1,
15445 
                    'port_id' => 0,
15446 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_tv/reg11_tv',
15447 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_tv',
15448 
                    'timingConstraint' => 'none',
15449 
                    'type' => 'Bool',
15450 
                  },
15451 
                  'direction' => 'in',
15452 
                  'hdlType' => 'std_logic',
15453 
                  'width' => 1,
15454 
                },
15455 
                'reg12_rd' => {
15456 
                  'attributes' => {
15457 
                    'bin_pt' => 0,
15458 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_rd.dat',
15459 
                    'is_floating_block' => 1,
15460 
                    'is_gateway_port' => 1,
15461 
                    'must_be_hdl_vector' => 1,
15462 
                    'period' => 1,
15463 
                    'port_id' => 0,
15464 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rd/reg12_rd',
15465 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rd',
15466 
                    'timingConstraint' => 'none',
15467 
                    'type' => 'UFix_32_0',
15468 
                  },
15469 
                  'direction' => 'out',
15470 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15471 
                  'width' => 32,
15472 
                },
15473 
                'reg12_rv' => {
15474 
                  'attributes' => {
15475 
                    'bin_pt' => 0,
15476 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_rv.dat',
15477 
                    'is_floating_block' => 1,
15478 
                    'is_gateway_port' => 1,
15479 
                    'must_be_hdl_vector' => 1,
15480 
                    'period' => 1,
15481 
                    'port_id' => 0,
15482 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rv/reg12_rv',
15483 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rv',
15484 
                    'timingConstraint' => 'none',
15485 
                    'type' => 'UFix_1_0',
15486 
                  },
15487 
                  'direction' => 'out',
15488 
                  'hdlType' => 'std_logic',
15489 
                  'width' => 1,
15490 
                },
15491 
                'reg12_td' => {
15492 
                  'attributes' => {
15493 
                    'bin_pt' => 0,
15494 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_td.dat',
15495 
                    'is_floating_block' => 1,
15496 
                    'is_gateway_port' => 1,
15497 
                    'must_be_hdl_vector' => 1,
15498 
                    'period' => 1,
15499 
                    'port_id' => 0,
15500 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_td/reg12_td',
15501 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_td',
15502 
                    'timingConstraint' => 'none',
15503 
                    'type' => 'UFix_32_0',
15504 
                  },
15505 
                  'direction' => 'in',
15506 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15507 
                  'width' => 32,
15508 
                },
15509 
                'reg12_tv' => {
15510 
                  'attributes' => {
15511 
                    'bin_pt' => 0,
15512 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_tv.dat',
15513 
                    'is_floating_block' => 1,
15514 
                    'is_gateway_port' => 1,
15515 
                    'must_be_hdl_vector' => 1,
15516 
                    'period' => 1,
15517 
                    'port_id' => 0,
15518 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_tv/reg12_tv',
15519 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_tv',
15520 
                    'timingConstraint' => 'none',
15521 
                    'type' => 'Bool',
15522 
                  },
15523 
                  'direction' => 'in',
15524 
                  'hdlType' => 'std_logic',
15525 
                  'width' => 1,
15526 
                },
15527 
                'reg13_rd' => {
15528 
                  'attributes' => {
15529 
                    'bin_pt' => 0,
15530 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_rd.dat',
15531 
                    'is_floating_block' => 1,
15532 
                    'is_gateway_port' => 1,
15533 
                    'must_be_hdl_vector' => 1,
15534 
                    'period' => 1,
15535 
                    'port_id' => 0,
15536 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rd/reg13_rd',
15537 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rd',
15538 
                    'timingConstraint' => 'none',
15539 
                    'type' => 'UFix_32_0',
15540 
                  },
15541 
                  'direction' => 'out',
15542 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15543 
                  'width' => 32,
15544 
                },
15545 
                'reg13_rv' => {
15546 
                  'attributes' => {
15547 
                    'bin_pt' => 0,
15548 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_rv.dat',
15549 
                    'is_floating_block' => 1,
15550 
                    'is_gateway_port' => 1,
15551 
                    'must_be_hdl_vector' => 1,
15552 
                    'period' => 1,
15553 
                    'port_id' => 0,
15554 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rv/reg13_rv',
15555 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rv',
15556 
                    'timingConstraint' => 'none',
15557 
                    'type' => 'UFix_1_0',
15558 
                  },
15559 
                  'direction' => 'out',
15560 
                  'hdlType' => 'std_logic',
15561 
                  'width' => 1,
15562 
                },
15563 
                'reg13_td' => {
15564 
                  'attributes' => {
15565 
                    'bin_pt' => 0,
15566 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_td.dat',
15567 
                    'is_floating_block' => 1,
15568 
                    'is_gateway_port' => 1,
15569 
                    'must_be_hdl_vector' => 1,
15570 
                    'period' => 1,
15571 
                    'port_id' => 0,
15572 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_td/reg13_td',
15573 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_td',
15574 
                    'timingConstraint' => 'none',
15575 
                    'type' => 'UFix_32_0',
15576 
                  },
15577 
                  'direction' => 'in',
15578 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15579 
                  'width' => 32,
15580 
                },
15581 
                'reg13_tv' => {
15582 
                  'attributes' => {
15583 
                    'bin_pt' => 0,
15584 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_tv.dat',
15585 
                    'is_floating_block' => 1,
15586 
                    'is_gateway_port' => 1,
15587 
                    'must_be_hdl_vector' => 1,
15588 
                    'period' => 1,
15589 
                    'port_id' => 0,
15590 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_tv/reg13_tv',
15591 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_tv',
15592 
                    'timingConstraint' => 'none',
15593 
                    'type' => 'Bool',
15594 
                  },
15595 
                  'direction' => 'in',
15596 
                  'hdlType' => 'std_logic',
15597 
                  'width' => 1,
15598 
                },
15599 
                'reg14_rd' => {
15600 
                  'attributes' => {
15601 
                    'bin_pt' => 0,
15602 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_rd.dat',
15603 
                    'is_floating_block' => 1,
15604 
                    'is_gateway_port' => 1,
15605 
                    'must_be_hdl_vector' => 1,
15606 
                    'period' => 1,
15607 
                    'port_id' => 0,
15608 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rd/reg14_rd',
15609 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rd',
15610 
                    'timingConstraint' => 'none',
15611 
                    'type' => 'UFix_32_0',
15612 
                  },
15613 
                  'direction' => 'out',
15614 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15615 
                  'width' => 32,
15616 
                },
15617 
                'reg14_rv' => {
15618 
                  'attributes' => {
15619 
                    'bin_pt' => 0,
15620 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_rv.dat',
15621 
                    'is_floating_block' => 1,
15622 
                    'is_gateway_port' => 1,
15623 
                    'must_be_hdl_vector' => 1,
15624 
                    'period' => 1,
15625 
                    'port_id' => 0,
15626 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rv/reg14_rv',
15627 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rv',
15628 
                    'timingConstraint' => 'none',
15629 
                    'type' => 'UFix_1_0',
15630 
                  },
15631 
                  'direction' => 'out',
15632 
                  'hdlType' => 'std_logic',
15633 
                  'width' => 1,
15634 
                },
15635 
                'reg14_td' => {
15636 
                  'attributes' => {
15637 
                    'bin_pt' => 0,
15638 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_td.dat',
15639 
                    'is_floating_block' => 1,
15640 
                    'is_gateway_port' => 1,
15641 
                    'must_be_hdl_vector' => 1,
15642 
                    'period' => 1,
15643 
                    'port_id' => 0,
15644 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_td/reg14_td',
15645 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_td',
15646 
                    'timingConstraint' => 'none',
15647 
                    'type' => 'UFix_32_0',
15648 
                  },
15649 
                  'direction' => 'in',
15650 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15651 
                  'width' => 32,
15652 
                },
15653 
                'reg14_tv' => {
15654 
                  'attributes' => {
15655 
                    'bin_pt' => 0,
15656 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_tv.dat',
15657 
                    'is_floating_block' => 1,
15658 
                    'is_gateway_port' => 1,
15659 
                    'must_be_hdl_vector' => 1,
15660 
                    'period' => 1,
15661 
                    'port_id' => 0,
15662 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_tv/reg14_tv',
15663 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_tv',
15664 
                    'timingConstraint' => 'none',
15665 
                    'type' => 'Bool',
15666 
                  },
15667 
                  'direction' => 'in',
15668 
                  'hdlType' => 'std_logic',
15669 
                  'width' => 1,
15670 
                },
15671 
                'to_register10_ce' => {
15672 
                  'attributes' => {
15673 
                    'domain' => '',
15674 
                    'group' => 1,
15675 
                    'isCe' => 1,
15676 
                    'is_floating_block' => 1,
15677 
                    'period' => 1,
15678 
                    'type' => 'logic',
15679 
                  },
15680 
                  'direction' => 'out',
15681 
                  'hdlType' => 'std_logic',
15682 
                  'width' => 1,
15683 
                },
15684 
                'to_register10_clk' => {
15685 
                  'attributes' => {
15686 
                    'domain' => '',
15687 
                    'group' => 1,
15688 
                    'isClk' => 1,
15689 
                    'is_floating_block' => 1,
15690 
                    'period' => 1,
15691 
                    'type' => 'logic',
15692 
                  },
15693 
                  'direction' => 'out',
15694 
                  'hdlType' => 'std_logic',
15695 
                  'width' => 1,
15696 
                },
15697 
                'to_register10_clr' => {
15698 
                  'attributes' => {
15699 
                    'domain' => '',
15700 
                    'group' => 1,
15701 
                    'isClr' => 1,
15702 
                    'is_floating_block' => 1,
15703 
                    'period' => 1,
15704 
                    'type' => 'logic',
15705 
                    'valid_bit_used' => 0,
15706 
                  },
15707 
                  'direction' => 'out',
15708 
                  'hdlType' => 'std_logic',
15709 
                  'width' => 1,
15710 
                },
15711 
                'to_register10_data_in' => {
15712 
                  'attributes' => {
15713 
                    'bin_pt' => 0,
15714 
                    'is_floating_block' => 1,
15715 
                    'must_be_hdl_vector' => 1,
15716 
                    'period' => 1,
15717 
                    'port_id' => 0,
15718 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register10/data_in',
15719 
                    'type' => 'Bool',
15720 
                  },
15721 
                  'direction' => 'out',
15722 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15723 
                  'width' => 1,
15724 
                },
15725 
                'to_register10_dout' => {
15726 
                  'attributes' => {
15727 
                    'bin_pt' => 0,
15728 
                    'is_floating_block' => 1,
15729 
                    'must_be_hdl_vector' => 1,
15730 
                    'period' => 1,
15731 
                    'port_id' => 0,
15732 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register10/dout',
15733 
                    'type' => 'Bool',
15734 
                  },
15735 
                  'direction' => 'in',
15736 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15737 
                  'width' => 1,
15738 
                },
15739 
                'to_register10_en' => {
15740 
                  'attributes' => {
15741 
                    'bin_pt' => 0,
15742 
                    'is_floating_block' => 1,
15743 
                    'must_be_hdl_vector' => 1,
15744 
                    'period' => 1,
15745 
                    'port_id' => 1,
15746 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register10/en',
15747 
                    'type' => 'Bool',
15748 
                  },
15749 
                  'direction' => 'out',
15750 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15751 
                  'width' => 1,
15752 
                },
15753 
                'to_register11_ce' => {
15754 
                  'attributes' => {
15755 
                    'domain' => '',
15756 
                    'group' => 1,
15757 
                    'isCe' => 1,
15758 
                    'is_floating_block' => 1,
15759 
                    'period' => 1,
15760 
                    'type' => 'logic',
15761 
                  },
15762 
                  'direction' => 'out',
15763 
                  'hdlType' => 'std_logic',
15764 
                  'width' => 1,
15765 
                },
15766 
                'to_register11_clk' => {
15767 
                  'attributes' => {
15768 
                    'domain' => '',
15769 
                    'group' => 1,
15770 
                    'isClk' => 1,
15771 
                    'is_floating_block' => 1,
15772 
                    'period' => 1,
15773 
                    'type' => 'logic',
15774 
                  },
15775 
                  'direction' => 'out',
15776 
                  'hdlType' => 'std_logic',
15777 
                  'width' => 1,
15778 
                },
15779 
                'to_register11_clr' => {
15780 
                  'attributes' => {
15781 
                    'domain' => '',
15782 
                    'group' => 1,
15783 
                    'isClr' => 1,
15784 
                    'is_floating_block' => 1,
15785 
                    'period' => 1,
15786 
                    'type' => 'logic',
15787 
                    'valid_bit_used' => 0,
15788 
                  },
15789 
                  'direction' => 'out',
15790 
                  'hdlType' => 'std_logic',
15791 
                  'width' => 1,
15792 
                },
15793 
                'to_register11_data_in' => {
15794 
                  'attributes' => {
15795 
                    'bin_pt' => 0,
15796 
                    'is_floating_block' => 1,
15797 
                    'must_be_hdl_vector' => 1,
15798 
                    'period' => 1,
15799 
                    'port_id' => 0,
15800 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register11/data_in',
15801 
                    'type' => 'UFix_32_0',
15802 
                  },
15803 
                  'direction' => 'out',
15804 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15805 
                  'width' => 32,
15806 
                },
15807 
                'to_register11_dout' => {
15808 
                  'attributes' => {
15809 
                    'bin_pt' => 0,
15810 
                    'is_floating_block' => 1,
15811 
                    'must_be_hdl_vector' => 1,
15812 
                    'period' => 1,
15813 
                    'port_id' => 0,
15814 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register11/dout',
15815 
                    'type' => 'UFix_32_0',
15816 
                  },
15817 
                  'direction' => 'in',
15818 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15819 
                  'width' => 32,
15820 
                },
15821 
                'to_register11_en' => {
15822 
                  'attributes' => {
15823 
                    'bin_pt' => 0,
15824 
                    'is_floating_block' => 1,
15825 
                    'must_be_hdl_vector' => 1,
15826 
                    'period' => 1,
15827 
                    'port_id' => 1,
15828 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register11/en',
15829 
                    'type' => 'Bool',
15830 
                  },
15831 
                  'direction' => 'out',
15832 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15833 
                  'width' => 1,
15834 
                },
15835 
                'to_register12_ce' => {
15836 
                  'attributes' => {
15837 
                    'domain' => '',
15838 
                    'group' => 1,
15839 
                    'isCe' => 1,
15840 
                    'is_floating_block' => 1,
15841 
                    'period' => 1,
15842 
                    'type' => 'logic',
15843 
                  },
15844 
                  'direction' => 'out',
15845 
                  'hdlType' => 'std_logic',
15846 
                  'width' => 1,
15847 
                },
15848 
                'to_register12_clk' => {
15849 
                  'attributes' => {
15850 
                    'domain' => '',
15851 
                    'group' => 1,
15852 
                    'isClk' => 1,
15853 
                    'is_floating_block' => 1,
15854 
                    'period' => 1,
15855 
                    'type' => 'logic',
15856 
                  },
15857 
                  'direction' => 'out',
15858 
                  'hdlType' => 'std_logic',
15859 
                  'width' => 1,
15860 
                },
15861 
                'to_register12_clr' => {
15862 
                  'attributes' => {
15863 
                    'domain' => '',
15864 
                    'group' => 1,
15865 
                    'isClr' => 1,
15866 
                    'is_floating_block' => 1,
15867 
                    'period' => 1,
15868 
                    'type' => 'logic',
15869 
                    'valid_bit_used' => 0,
15870 
                  },
15871 
                  'direction' => 'out',
15872 
                  'hdlType' => 'std_logic',
15873 
                  'width' => 1,
15874 
                },
15875 
                'to_register12_data_in' => {
15876 
                  'attributes' => {
15877 
                    'bin_pt' => 0,
15878 
                    'is_floating_block' => 1,
15879 
                    'must_be_hdl_vector' => 1,
15880 
                    'period' => 1,
15881 
                    'port_id' => 0,
15882 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register12/data_in',
15883 
                    'type' => 'Bool',
15884 
                  },
15885 
                  'direction' => 'out',
15886 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15887 
                  'width' => 1,
15888 
                },
15889 
                'to_register12_dout' => {
15890 
                  'attributes' => {
15891 
                    'bin_pt' => 0,
15892 
                    'is_floating_block' => 1,
15893 
                    'must_be_hdl_vector' => 1,
15894 
                    'period' => 1,
15895 
                    'port_id' => 0,
15896 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register12/dout',
15897 
                    'type' => 'Bool',
15898 
                  },
15899 
                  'direction' => 'in',
15900 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15901 
                  'width' => 1,
15902 
                },
15903 
                'to_register12_en' => {
15904 
                  'attributes' => {
15905 
                    'bin_pt' => 0,
15906 
                    'is_floating_block' => 1,
15907 
                    'must_be_hdl_vector' => 1,
15908 
                    'period' => 1,
15909 
                    'port_id' => 1,
15910 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register12/en',
15911 
                    'type' => 'Bool',
15912 
                  },
15913 
                  'direction' => 'out',
15914 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15915 
                  'width' => 1,
15916 
                },
15917 
                'to_register13_ce' => {
15918 
                  'attributes' => {
15919 
                    'domain' => '',
15920 
                    'group' => 1,
15921 
                    'isCe' => 1,
15922 
                    'is_floating_block' => 1,
15923 
                    'period' => 1,
15924 
                    'type' => 'logic',
15925 
                  },
15926 
                  'direction' => 'out',
15927 
                  'hdlType' => 'std_logic',
15928 
                  'width' => 1,
15929 
                },
15930 
                'to_register13_clk' => {
15931 
                  'attributes' => {
15932 
                    'domain' => '',
15933 
                    'group' => 1,
15934 
                    'isClk' => 1,
15935 
                    'is_floating_block' => 1,
15936 
                    'period' => 1,
15937 
                    'type' => 'logic',
15938 
                  },
15939 
                  'direction' => 'out',
15940 
                  'hdlType' => 'std_logic',
15941 
                  'width' => 1,
15942 
                },
15943 
                'to_register13_clr' => {
15944 
                  'attributes' => {
15945 
                    'domain' => '',
15946 
                    'group' => 1,
15947 
                    'isClr' => 1,
15948 
                    'is_floating_block' => 1,
15949 
                    'period' => 1,
15950 
                    'type' => 'logic',
15951 
                    'valid_bit_used' => 0,
15952 
                  },
15953 
                  'direction' => 'out',
15954 
                  'hdlType' => 'std_logic',
15955 
                  'width' => 1,
15956 
                },
15957 
                'to_register13_data_in' => {
15958 
                  'attributes' => {
15959 
                    'bin_pt' => 0,
15960 
                    'is_floating_block' => 1,
15961 
                    'must_be_hdl_vector' => 1,
15962 
                    'period' => 1,
15963 
                    'port_id' => 0,
15964 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register13/data_in',
15965 
                    'type' => 'UFix_32_0',
15966 
                  },
15967 
                  'direction' => 'out',
15968 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15969 
                  'width' => 32,
15970 
                },
15971 
                'to_register13_dout' => {
15972 
                  'attributes' => {
15973 
                    'bin_pt' => 0,
15974 
                    'is_floating_block' => 1,
15975 
                    'must_be_hdl_vector' => 1,
15976 
                    'period' => 1,
15977 
                    'port_id' => 0,
15978 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register13/dout',
15979 
                    'type' => 'UFix_32_0',
15980 
                  },
15981 
                  'direction' => 'in',
15982 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15983 
                  'width' => 32,
15984 
                },
15985 
                'to_register13_en' => {
15986 
                  'attributes' => {
15987 
                    'bin_pt' => 0,
15988 
                    'is_floating_block' => 1,
15989 
                    'must_be_hdl_vector' => 1,
15990 
                    'period' => 1,
15991 
                    'port_id' => 1,
15992 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register13/en',
15993 
                    'type' => 'Bool',
15994 
                  },
15995 
                  'direction' => 'out',
15996 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15997 
                  'width' => 1,
15998 
                },
15999 
                'to_register14_ce' => {
16000 
                  'attributes' => {
16001 
                    'domain' => '',
16002 
                    'group' => 1,
16003 
                    'isCe' => 1,
16004 
                    'is_floating_block' => 1,
16005 
                    'period' => 1,
16006 
                    'type' => 'logic',
16007 
                  },
16008 
                  'direction' => 'out',
16009 
                  'hdlType' => 'std_logic',
16010 
                  'width' => 1,
16011 
                },
16012 
                'to_register14_clk' => {
16013 
                  'attributes' => {
16014 
                    'domain' => '',
16015 
                    'group' => 1,
16016 
                    'isClk' => 1,
16017 
                    'is_floating_block' => 1,
16018 
                    'period' => 1,
16019 
                    'type' => 'logic',
16020 
                  },
16021 
                  'direction' => 'out',
16022 
                  'hdlType' => 'std_logic',
16023 
                  'width' => 1,
16024 
                },
16025 
                'to_register14_clr' => {
16026 
                  'attributes' => {
16027 
                    'domain' => '',
16028 
                    'group' => 1,
16029 
                    'isClr' => 1,
16030 
                    'is_floating_block' => 1,
16031 
                    'period' => 1,
16032 
                    'type' => 'logic',
16033 
                    'valid_bit_used' => 0,
16034 
                  },
16035 
                  'direction' => 'out',
16036 
                  'hdlType' => 'std_logic',
16037 
                  'width' => 1,
16038 
                },
16039 
                'to_register14_data_in' => {
16040 
                  'attributes' => {
16041 
                    'bin_pt' => 0,
16042 
                    'is_floating_block' => 1,
16043 
                    'must_be_hdl_vector' => 1,
16044 
                    'period' => 1,
16045 
                    'port_id' => 0,
16046 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register14/data_in',
16047 
                    'type' => 'Bool',
16048 
                  },
16049 
                  'direction' => 'out',
16050 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16051 
                  'width' => 1,
16052 
                },
16053 
                'to_register14_dout' => {
16054 
                  'attributes' => {
16055 
                    'bin_pt' => 0,
16056 
                    'is_floating_block' => 1,
16057 
                    'must_be_hdl_vector' => 1,
16058 
                    'period' => 1,
16059 
                    'port_id' => 0,
16060 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register14/dout',
16061 
                    'type' => 'Bool',
16062 
                  },
16063 
                  'direction' => 'in',
16064 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16065 
                  'width' => 1,
16066 
                },
16067 
                'to_register14_en' => {
16068 
                  'attributes' => {
16069 
                    'bin_pt' => 0,
16070 
                    'is_floating_block' => 1,
16071 
                    'must_be_hdl_vector' => 1,
16072 
                    'period' => 1,
16073 
                    'port_id' => 1,
16074 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register14/en',
16075 
                    'type' => 'Bool',
16076 
                  },
16077 
                  'direction' => 'out',
16078 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16079 
                  'width' => 1,
16080 
                },
16081 
                'to_register15_ce' => {
16082 
                  'attributes' => {
16083 
                    'domain' => '',
16084 
                    'group' => 1,
16085 
                    'isCe' => 1,
16086 
                    'is_floating_block' => 1,
16087 
                    'period' => 1,
16088 
                    'type' => 'logic',
16089 
                  },
16090 
                  'direction' => 'out',
16091 
                  'hdlType' => 'std_logic',
16092 
                  'width' => 1,
16093 
                },
16094 
                'to_register15_clk' => {
16095 
                  'attributes' => {
16096 
                    'domain' => '',
16097 
                    'group' => 1,
16098 
                    'isClk' => 1,
16099 
                    'is_floating_block' => 1,
16100 
                    'period' => 1,
16101 
                    'type' => 'logic',
16102 
                  },
16103 
                  'direction' => 'out',
16104 
                  'hdlType' => 'std_logic',
16105 
                  'width' => 1,
16106 
                },
16107 
                'to_register15_clr' => {
16108 
                  'attributes' => {
16109 
                    'domain' => '',
16110 
                    'group' => 1,
16111 
                    'isClr' => 1,
16112 
                    'is_floating_block' => 1,
16113 
                    'period' => 1,
16114 
                    'type' => 'logic',
16115 
                    'valid_bit_used' => 0,
16116 
                  },
16117 
                  'direction' => 'out',
16118 
                  'hdlType' => 'std_logic',
16119 
                  'width' => 1,
16120 
                },
16121 
                'to_register15_data_in' => {
16122 
                  'attributes' => {
16123 
                    'bin_pt' => 0,
16124 
                    'is_floating_block' => 1,
16125 
                    'must_be_hdl_vector' => 1,
16126 
                    'period' => 1,
16127 
                    'port_id' => 0,
16128 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register15/data_in',
16129 
                    'type' => 'UFix_32_0',
16130 
                  },
16131 
                  'direction' => 'out',
16132 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16133 
                  'width' => 32,
16134 
                },
16135 
                'to_register15_dout' => {
16136 
                  'attributes' => {
16137 
                    'bin_pt' => 0,
16138 
                    'is_floating_block' => 1,
16139 
                    'must_be_hdl_vector' => 1,
16140 
                    'period' => 1,
16141 
                    'port_id' => 0,
16142 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register15/dout',
16143 
                    'type' => 'UFix_32_0',
16144 
                  },
16145 
                  'direction' => 'in',
16146 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16147 
                  'width' => 32,
16148 
                },
16149 
                'to_register15_en' => {
16150 
                  'attributes' => {
16151 
                    'bin_pt' => 0,
16152 
                    'is_floating_block' => 1,
16153 
                    'must_be_hdl_vector' => 1,
16154 
                    'period' => 1,
16155 
                    'port_id' => 1,
16156 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register15/en',
16157 
                    'type' => 'Bool',
16158 
                  },
16159 
                  'direction' => 'out',
16160 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16161 
                  'width' => 1,
16162 
                },
16163 
                'to_register16_ce' => {
16164 
                  'attributes' => {
16165 
                    'domain' => '',
16166 
                    'group' => 1,
16167 
                    'isCe' => 1,
16168 
                    'is_floating_block' => 1,
16169 
                    'period' => 1,
16170 
                    'type' => 'logic',
16171 
                  },
16172 
                  'direction' => 'out',
16173 
                  'hdlType' => 'std_logic',
16174 
                  'width' => 1,
16175 
                },
16176 
                'to_register16_clk' => {
16177 
                  'attributes' => {
16178 
                    'domain' => '',
16179 
                    'group' => 1,
16180 
                    'isClk' => 1,
16181 
                    'is_floating_block' => 1,
16182 
                    'period' => 1,
16183 
                    'type' => 'logic',
16184 
                  },
16185 
                  'direction' => 'out',
16186 
                  'hdlType' => 'std_logic',
16187 
                  'width' => 1,
16188 
                },
16189 
                'to_register16_clr' => {
16190 
                  'attributes' => {
16191 
                    'domain' => '',
16192 
                    'group' => 1,
16193 
                    'isClr' => 1,
16194 
                    'is_floating_block' => 1,
16195 
                    'period' => 1,
16196 
                    'type' => 'logic',
16197 
                    'valid_bit_used' => 0,
16198 
                  },
16199 
                  'direction' => 'out',
16200 
                  'hdlType' => 'std_logic',
16201 
                  'width' => 1,
16202 
                },
16203 
                'to_register16_data_in' => {
16204 
                  'attributes' => {
16205 
                    'bin_pt' => 0,
16206 
                    'is_floating_block' => 1,
16207 
                    'must_be_hdl_vector' => 1,
16208 
                    'period' => 1,
16209 
                    'port_id' => 0,
16210 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register16/data_in',
16211 
                    'type' => 'Bool',
16212 
                  },
16213 
                  'direction' => 'out',
16214 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16215 
                  'width' => 1,
16216 
                },
16217 
                'to_register16_dout' => {
16218 
                  'attributes' => {
16219 
                    'bin_pt' => 0,
16220 
                    'is_floating_block' => 1,
16221 
                    'must_be_hdl_vector' => 1,
16222 
                    'period' => 1,
16223 
                    'port_id' => 0,
16224 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register16/dout',
16225 
                    'type' => 'Bool',
16226 
                  },
16227 
                  'direction' => 'in',
16228 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16229 
                  'width' => 1,
16230 
                },
16231 
                'to_register16_en' => {
16232 
                  'attributes' => {
16233 
                    'bin_pt' => 0,
16234 
                    'is_floating_block' => 1,
16235 
                    'must_be_hdl_vector' => 1,
16236 
                    'period' => 1,
16237 
                    'port_id' => 1,
16238 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register16/en',
16239 
                    'type' => 'Bool',
16240 
                  },
16241 
                  'direction' => 'out',
16242 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16243 
                  'width' => 1,
16244 
                },
16245 
                'to_register17_ce' => {
16246 
                  'attributes' => {
16247 
                    'domain' => '',
16248 
                    'group' => 1,
16249 
                    'isCe' => 1,
16250 
                    'is_floating_block' => 1,
16251 
                    'period' => 1,
16252 
                    'type' => 'logic',
16253 
                  },
16254 
                  'direction' => 'out',
16255 
                  'hdlType' => 'std_logic',
16256 
                  'width' => 1,
16257 
                },
16258 
                'to_register17_clk' => {
16259 
                  'attributes' => {
16260 
                    'domain' => '',
16261 
                    'group' => 1,
16262 
                    'isClk' => 1,
16263 
                    'is_floating_block' => 1,
16264 
                    'period' => 1,
16265 
                    'type' => 'logic',
16266 
                  },
16267 
                  'direction' => 'out',
16268 
                  'hdlType' => 'std_logic',
16269 
                  'width' => 1,
16270 
                },
16271 
                'to_register17_clr' => {
16272 
                  'attributes' => {
16273 
                    'domain' => '',
16274 
                    'group' => 1,
16275 
                    'isClr' => 1,
16276 
                    'is_floating_block' => 1,
16277 
                    'period' => 1,
16278 
                    'type' => 'logic',
16279 
                    'valid_bit_used' => 0,
16280 
                  },
16281 
                  'direction' => 'out',
16282 
                  'hdlType' => 'std_logic',
16283 
                  'width' => 1,
16284 
                },
16285 
                'to_register17_data_in' => {
16286 
                  'attributes' => {
16287 
                    'bin_pt' => 0,
16288 
                    'is_floating_block' => 1,
16289 
                    'must_be_hdl_vector' => 1,
16290 
                    'period' => 1,
16291 
                    'port_id' => 0,
16292 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register17/data_in',
16293 
                    'type' => 'UFix_32_0',
16294 
                  },
16295 
                  'direction' => 'out',
16296 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16297 
                  'width' => 32,
16298 
                },
16299 
                'to_register17_dout' => {
16300 
                  'attributes' => {
16301 
                    'bin_pt' => 0,
16302 
                    'is_floating_block' => 1,
16303 
                    'must_be_hdl_vector' => 1,
16304 
                    'period' => 1,
16305 
                    'port_id' => 0,
16306 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register17/dout',
16307 
                    'type' => 'UFix_32_0',
16308 
                  },
16309 
                  'direction' => 'in',
16310 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16311 
                  'width' => 32,
16312 
                },
16313 
                'to_register17_en' => {
16314 
                  'attributes' => {
16315 
                    'bin_pt' => 0,
16316 
                    'is_floating_block' => 1,
16317 
                    'must_be_hdl_vector' => 1,
16318 
                    'period' => 1,
16319 
                    'port_id' => 1,
16320 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register17/en',
16321 
                    'type' => 'Bool',
16322 
                  },
16323 
                  'direction' => 'out',
16324 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16325 
                  'width' => 1,
16326 
                },
16327 
                'to_register18_ce' => {
16328 
                  'attributes' => {
16329 
                    'domain' => '',
16330 
                    'group' => 1,
16331 
                    'isCe' => 1,
16332 
                    'is_floating_block' => 1,
16333 
                    'period' => 1,
16334 
                    'type' => 'logic',
16335 
                  },
16336 
                  'direction' => 'out',
16337 
                  'hdlType' => 'std_logic',
16338 
                  'width' => 1,
16339 
                },
16340 
                'to_register18_clk' => {
16341 
                  'attributes' => {
16342 
                    'domain' => '',
16343 
                    'group' => 1,
16344 
                    'isClk' => 1,
16345 
                    'is_floating_block' => 1,
16346 
                    'period' => 1,
16347 
                    'type' => 'logic',
16348 
                  },
16349 
                  'direction' => 'out',
16350 
                  'hdlType' => 'std_logic',
16351 
                  'width' => 1,
16352 
                },
16353 
                'to_register18_clr' => {
16354 
                  'attributes' => {
16355 
                    'domain' => '',
16356 
                    'group' => 1,
16357 
                    'isClr' => 1,
16358 
                    'is_floating_block' => 1,
16359 
                    'period' => 1,
16360 
                    'type' => 'logic',
16361 
                    'valid_bit_used' => 0,
16362 
                  },
16363 
                  'direction' => 'out',
16364 
                  'hdlType' => 'std_logic',
16365 
                  'width' => 1,
16366 
                },
16367 
                'to_register18_data_in' => {
16368 
                  'attributes' => {
16369 
                    'bin_pt' => 0,
16370 
                    'is_floating_block' => 1,
16371 
                    'must_be_hdl_vector' => 1,
16372 
                    'period' => 1,
16373 
                    'port_id' => 0,
16374 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register18/data_in',
16375 
                    'type' => 'UFix_1_0',
16376 
                  },
16377 
                  'direction' => 'out',
16378 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16379 
                  'width' => 1,
16380 
                },
16381 
                'to_register18_dout' => {
16382 
                  'attributes' => {
16383 
                    'bin_pt' => 0,
16384 
                    'is_floating_block' => 1,
16385 
                    'must_be_hdl_vector' => 1,
16386 
                    'period' => 1,
16387 
                    'port_id' => 0,
16388 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register18/dout',
16389 
                    'type' => 'UFix_1_0',
16390 
                  },
16391 
                  'direction' => 'in',
16392 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16393 
                  'width' => 1,
16394 
                },
16395 
                'to_register18_en' => {
16396 
                  'attributes' => {
16397 
                    'bin_pt' => 0,
16398 
                    'is_floating_block' => 1,
16399 
                    'must_be_hdl_vector' => 1,
16400 
                    'period' => 1,
16401 
                    'port_id' => 1,
16402 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register18/en',
16403 
                    'type' => 'Bool',
16404 
                  },
16405 
                  'direction' => 'out',
16406 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16407 
                  'width' => 1,
16408 
                },
16409 
                'to_register19_ce' => {
16410 
                  'attributes' => {
16411 
                    'domain' => '',
16412 
                    'group' => 1,
16413 
                    'isCe' => 1,
16414 
                    'is_floating_block' => 1,
16415 
                    'period' => 1,
16416 
                    'type' => 'logic',
16417 
                  },
16418 
                  'direction' => 'out',
16419 
                  'hdlType' => 'std_logic',
16420 
                  'width' => 1,
16421 
                },
16422 
                'to_register19_clk' => {
16423 
                  'attributes' => {
16424 
                    'domain' => '',
16425 
                    'group' => 1,
16426 
                    'isClk' => 1,
16427 
                    'is_floating_block' => 1,
16428 
                    'period' => 1,
16429 
                    'type' => 'logic',
16430 
                  },
16431 
                  'direction' => 'out',
16432 
                  'hdlType' => 'std_logic',
16433 
                  'width' => 1,
16434 
                },
16435 
                'to_register19_clr' => {
16436 
                  'attributes' => {
16437 
                    'domain' => '',
16438 
                    'group' => 1,
16439 
                    'isClr' => 1,
16440 
                    'is_floating_block' => 1,
16441 
                    'period' => 1,
16442 
                    'type' => 'logic',
16443 
                    'valid_bit_used' => 0,
16444 
                  },
16445 
                  'direction' => 'out',
16446 
                  'hdlType' => 'std_logic',
16447 
                  'width' => 1,
16448 
                },
16449 
                'to_register19_data_in' => {
16450 
                  'attributes' => {
16451 
                    'bin_pt' => 0,
16452 
                    'is_floating_block' => 1,
16453 
                    'must_be_hdl_vector' => 1,
16454 
                    'period' => 1,
16455 
                    'port_id' => 0,
16456 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register19/data_in',
16457 
                    'type' => 'UFix_1_0',
16458 
                  },
16459 
                  'direction' => 'out',
16460 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16461 
                  'width' => 1,
16462 
                },
16463 
                'to_register19_dout' => {
16464 
                  'attributes' => {
16465 
                    'bin_pt' => 0,
16466 
                    'is_floating_block' => 1,
16467 
                    'must_be_hdl_vector' => 1,
16468 
                    'period' => 1,
16469 
                    'port_id' => 0,
16470 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register19/dout',
16471 
                    'type' => 'UFix_1_0',
16472 
                  },
16473 
                  'direction' => 'in',
16474 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16475 
                  'width' => 1,
16476 
                },
16477 
                'to_register19_en' => {
16478 
                  'attributes' => {
16479 
                    'bin_pt' => 0,
16480 
                    'is_floating_block' => 1,
16481 
                    'must_be_hdl_vector' => 1,
16482 
                    'period' => 1,
16483 
                    'port_id' => 1,
16484 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register19/en',
16485 
                    'type' => 'Bool',
16486 
                  },
16487 
                  'direction' => 'out',
16488 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16489 
                  'width' => 1,
16490 
                },
16491 
                'to_register1_ce' => {
16492 
                  'attributes' => {
16493 
                    'domain' => '',
16494 
                    'group' => 1,
16495 
                    'isCe' => 1,
16496 
                    'is_floating_block' => 1,
16497 
                    'period' => 1,
16498 
                    'type' => 'logic',
16499 
                  },
16500 
                  'direction' => 'out',
16501 
                  'hdlType' => 'std_logic',
16502 
                  'width' => 1,
16503 
                },
16504 
                'to_register1_clk' => {
16505 
                  'attributes' => {
16506 
                    'domain' => '',
16507 
                    'group' => 1,
16508 
                    'isClk' => 1,
16509 
                    'is_floating_block' => 1,
16510 
                    'period' => 1,
16511 
                    'type' => 'logic',
16512 
                  },
16513 
                  'direction' => 'out',
16514 
                  'hdlType' => 'std_logic',
16515 
                  'width' => 1,
16516 
                },
16517 
                'to_register1_clr' => {
16518 
                  'attributes' => {
16519 
                    'domain' => '',
16520 
                    'group' => 1,
16521 
                    'isClr' => 1,
16522 
                    'is_floating_block' => 1,
16523 
                    'period' => 1,
16524 
                    'type' => 'logic',
16525 
                    'valid_bit_used' => 0,
16526 
                  },
16527 
                  'direction' => 'out',
16528 
                  'hdlType' => 'std_logic',
16529 
                  'width' => 1,
16530 
                },
16531 
                'to_register1_data_in' => {
16532 
                  'attributes' => {
16533 
                    'bin_pt' => 0,
16534 
                    'is_floating_block' => 1,
16535 
                    'must_be_hdl_vector' => 1,
16536 
                    'period' => 1,
16537 
                    'port_id' => 0,
16538 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register1/data_in',
16539 
                    'type' => 'UFix_32_0',
16540 
                  },
16541 
                  'direction' => 'out',
16542 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16543 
                  'width' => 32,
16544 
                },
16545 
                'to_register1_dout' => {
16546 
                  'attributes' => {
16547 
                    'bin_pt' => 0,
16548 
                    'is_floating_block' => 1,
16549 
                    'must_be_hdl_vector' => 1,
16550 
                    'period' => 1,
16551 
                    'port_id' => 0,
16552 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register1/dout',
16553 
                    'type' => 'UFix_32_0',
16554 
                  },
16555 
                  'direction' => 'in',
16556 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16557 
                  'width' => 32,
16558 
                },
16559 
                'to_register1_en' => {
16560 
                  'attributes' => {
16561 
                    'bin_pt' => 0,
16562 
                    'is_floating_block' => 1,
16563 
                    'must_be_hdl_vector' => 1,
16564 
                    'period' => 1,
16565 
                    'port_id' => 1,
16566 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register1/en',
16567 
                    'type' => 'Bool',
16568 
                  },
16569 
                  'direction' => 'out',
16570 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16571 
                  'width' => 1,
16572 
                },
16573 
                'to_register20_ce' => {
16574 
                  'attributes' => {
16575 
                    'domain' => '',
16576 
                    'group' => 1,
16577 
                    'isCe' => 1,
16578 
                    'is_floating_block' => 1,
16579 
                    'period' => 1,
16580 
                    'type' => 'logic',
16581 
                  },
16582 
                  'direction' => 'out',
16583 
                  'hdlType' => 'std_logic',
16584 
                  'width' => 1,
16585 
                },
16586 
                'to_register20_clk' => {
16587 
                  'attributes' => {
16588 
                    'domain' => '',
16589 
                    'group' => 1,
16590 
                    'isClk' => 1,
16591 
                    'is_floating_block' => 1,
16592 
                    'period' => 1,
16593 
                    'type' => 'logic',
16594 
                  },
16595 
                  'direction' => 'out',
16596 
                  'hdlType' => 'std_logic',
16597 
                  'width' => 1,
16598 
                },
16599 
                'to_register20_clr' => {
16600 
                  'attributes' => {
16601 
                    'domain' => '',
16602 
                    'group' => 1,
16603 
                    'isClr' => 1,
16604 
                    'is_floating_block' => 1,
16605 
                    'period' => 1,
16606 
                    'type' => 'logic',
16607 
                    'valid_bit_used' => 0,
16608 
                  },
16609 
                  'direction' => 'out',
16610 
                  'hdlType' => 'std_logic',
16611 
                  'width' => 1,
16612 
                },
16613 
                'to_register20_data_in' => {
16614 
                  'attributes' => {
16615 
                    'bin_pt' => 0,
16616 
                    'is_floating_block' => 1,
16617 
                    'must_be_hdl_vector' => 1,
16618 
                    'period' => 1,
16619 
                    'port_id' => 0,
16620 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register20/data_in',
16621 
                    'type' => 'UFix_32_0',
16622 
                  },
16623 
                  'direction' => 'out',
16624 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16625 
                  'width' => 32,
16626 
                },
16627 
                'to_register20_dout' => {
16628 
                  'attributes' => {
16629 
                    'bin_pt' => 0,
16630 
                    'is_floating_block' => 1,
16631 
                    'must_be_hdl_vector' => 1,
16632 
                    'period' => 1,
16633 
                    'port_id' => 0,
16634 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register20/dout',
16635 
                    'type' => 'UFix_32_0',
16636 
                  },
16637 
                  'direction' => 'in',
16638 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16639 
                  'width' => 32,
16640 
                },
16641 
                'to_register20_en' => {
16642 
                  'attributes' => {
16643 
                    'bin_pt' => 0,
16644 
                    'is_floating_block' => 1,
16645 
                    'must_be_hdl_vector' => 1,
16646 
                    'period' => 1,
16647 
                    'port_id' => 1,
16648 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register20/en',
16649 
                    'type' => 'Bool',
16650 
                  },
16651 
                  'direction' => 'out',
16652 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16653 
                  'width' => 1,
16654 
                },
16655 
                'to_register21_ce' => {
16656 
                  'attributes' => {
16657 
                    'domain' => '',
16658 
                    'group' => 1,
16659 
                    'isCe' => 1,
16660 
                    'is_floating_block' => 1,
16661 
                    'period' => 1,
16662 
                    'type' => 'logic',
16663 
                  },
16664 
                  'direction' => 'out',
16665 
                  'hdlType' => 'std_logic',
16666 
                  'width' => 1,
16667 
                },
16668 
                'to_register21_clk' => {
16669 
                  'attributes' => {
16670 
                    'domain' => '',
16671 
                    'group' => 1,
16672 
                    'isClk' => 1,
16673 
                    'is_floating_block' => 1,
16674 
                    'period' => 1,
16675 
                    'type' => 'logic',
16676 
                  },
16677 
                  'direction' => 'out',
16678 
                  'hdlType' => 'std_logic',
16679 
                  'width' => 1,
16680 
                },
16681 
                'to_register21_clr' => {
16682 
                  'attributes' => {
16683 
                    'domain' => '',
16684 
                    'group' => 1,
16685 
                    'isClr' => 1,
16686 
                    'is_floating_block' => 1,
16687 
                    'period' => 1,
16688 
                    'type' => 'logic',
16689 
                    'valid_bit_used' => 0,
16690 
                  },
16691 
                  'direction' => 'out',
16692 
                  'hdlType' => 'std_logic',
16693 
                  'width' => 1,
16694 
                },
16695 
                'to_register21_data_in' => {
16696 
                  'attributes' => {
16697 
                    'bin_pt' => 0,
16698 
                    'is_floating_block' => 1,
16699 
                    'must_be_hdl_vector' => 1,
16700 
                    'period' => 1,
16701 
                    'port_id' => 0,
16702 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register21/data_in',
16703 
                    'type' => 'Bool',
16704 
                  },
16705 
                  'direction' => 'out',
16706 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16707 
                  'width' => 1,
16708 
                },
16709 
                'to_register21_dout' => {
16710 
                  'attributes' => {
16711 
                    'bin_pt' => 0,
16712 
                    'is_floating_block' => 1,
16713 
                    'must_be_hdl_vector' => 1,
16714 
                    'period' => 1,
16715 
                    'port_id' => 0,
16716 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register21/dout',
16717 
                    'type' => 'Bool',
16718 
                  },
16719 
                  'direction' => 'in',
16720 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16721 
                  'width' => 1,
16722 
                },
16723 
                'to_register21_en' => {
16724 
                  'attributes' => {
16725 
                    'bin_pt' => 0,
16726 
                    'is_floating_block' => 1,
16727 
                    'must_be_hdl_vector' => 1,
16728 
                    'period' => 1,
16729 
                    'port_id' => 1,
16730 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register21/en',
16731 
                    'type' => 'Bool',
16732 
                  },
16733 
                  'direction' => 'out',
16734 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16735 
                  'width' => 1,
16736 
                },
16737 
                'to_register22_ce' => {
16738 
                  'attributes' => {
16739 
                    'domain' => '',
16740 
                    'group' => 1,
16741 
                    'isCe' => 1,
16742 
                    'is_floating_block' => 1,
16743 
                    'period' => 1,
16744 
                    'type' => 'logic',
16745 
                  },
16746 
                  'direction' => 'out',
16747 
                  'hdlType' => 'std_logic',
16748 
                  'width' => 1,
16749 
                },
16750 
                'to_register22_clk' => {
16751 
                  'attributes' => {
16752 
                    'domain' => '',
16753 
                    'group' => 1,
16754 
                    'isClk' => 1,
16755 
                    'is_floating_block' => 1,
16756 
                    'period' => 1,
16757 
                    'type' => 'logic',
16758 
                  },
16759 
                  'direction' => 'out',
16760 
                  'hdlType' => 'std_logic',
16761 
                  'width' => 1,
16762 
                },
16763 
                'to_register22_clr' => {
16764 
                  'attributes' => {
16765 
                    'domain' => '',
16766 
                    'group' => 1,
16767 
                    'isClr' => 1,
16768 
                    'is_floating_block' => 1,
16769 
                    'period' => 1,
16770 
                    'type' => 'logic',
16771 
                    'valid_bit_used' => 0,
16772 
                  },
16773 
                  'direction' => 'out',
16774 
                  'hdlType' => 'std_logic',
16775 
                  'width' => 1,
16776 
                },
16777 
                'to_register22_data_in' => {
16778 
                  'attributes' => {
16779 
                    'bin_pt' => 0,
16780 
                    'is_floating_block' => 1,
16781 
                    'must_be_hdl_vector' => 1,
16782 
                    'period' => 1,
16783 
                    'port_id' => 0,
16784 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register22/data_in',
16785 
                    'type' => 'UFix_32_0',
16786 
                  },
16787 
                  'direction' => 'out',
16788 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16789 
                  'width' => 32,
16790 
                },
16791 
                'to_register22_dout' => {
16792 
                  'attributes' => {
16793 
                    'bin_pt' => 0,
16794 
                    'is_floating_block' => 1,
16795 
                    'must_be_hdl_vector' => 1,
16796 
                    'period' => 1,
16797 
                    'port_id' => 0,
16798 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register22/dout',
16799 
                    'type' => 'UFix_32_0',
16800 
                  },
16801 
                  'direction' => 'in',
16802 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16803 
                  'width' => 32,
16804 
                },
16805 
                'to_register22_en' => {
16806 
                  'attributes' => {
16807 
                    'bin_pt' => 0,
16808 
                    'is_floating_block' => 1,
16809 
                    'must_be_hdl_vector' => 1,
16810 
                    'period' => 1,
16811 
                    'port_id' => 1,
16812 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register22/en',
16813 
                    'type' => 'Bool',
16814 
                  },
16815 
                  'direction' => 'out',
16816 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16817 
                  'width' => 1,
16818 
                },
16819 
                'to_register23_ce' => {
16820 
                  'attributes' => {
16821 
                    'domain' => '',
16822 
                    'group' => 1,
16823 
                    'isCe' => 1,
16824 
                    'is_floating_block' => 1,
16825 
                    'period' => 1,
16826 
                    'type' => 'logic',
16827 
                  },
16828 
                  'direction' => 'out',
16829 
                  'hdlType' => 'std_logic',
16830 
                  'width' => 1,
16831 
                },
16832 
                'to_register23_clk' => {
16833 
                  'attributes' => {
16834 
                    'domain' => '',
16835 
                    'group' => 1,
16836 
                    'isClk' => 1,
16837 
                    'is_floating_block' => 1,
16838 
                    'period' => 1,
16839 
                    'type' => 'logic',
16840 
                  },
16841 
                  'direction' => 'out',
16842 
                  'hdlType' => 'std_logic',
16843 
                  'width' => 1,
16844 
                },
16845 
                'to_register23_clr' => {
16846 
                  'attributes' => {
16847 
                    'domain' => '',
16848 
                    'group' => 1,
16849 
                    'isClr' => 1,
16850 
                    'is_floating_block' => 1,
16851 
                    'period' => 1,
16852 
                    'type' => 'logic',
16853 
                    'valid_bit_used' => 0,
16854 
                  },
16855 
                  'direction' => 'out',
16856 
                  'hdlType' => 'std_logic',
16857 
                  'width' => 1,
16858 
                },
16859 
                'to_register23_data_in' => {
16860 
                  'attributes' => {
16861 
                    'bin_pt' => 0,
16862 
                    'is_floating_block' => 1,
16863 
                    'must_be_hdl_vector' => 1,
16864 
                    'period' => 1,
16865 
                    'port_id' => 0,
16866 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register23/data_in',
16867 
                    'type' => 'Bool',
16868 
                  },
16869 
                  'direction' => 'out',
16870 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16871 
                  'width' => 1,
16872 
                },
16873 
                'to_register23_dout' => {
16874 
                  'attributes' => {
16875 
                    'bin_pt' => 0,
16876 
                    'is_floating_block' => 1,
16877 
                    'must_be_hdl_vector' => 1,
16878 
                    'period' => 1,
16879 
                    'port_id' => 0,
16880 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register23/dout',
16881 
                    'type' => 'Bool',
16882 
                  },
16883 
                  'direction' => 'in',
16884 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16885 
                  'width' => 1,
16886 
                },
16887 
                'to_register23_en' => {
16888 
                  'attributes' => {
16889 
                    'bin_pt' => 0,
16890 
                    'is_floating_block' => 1,
16891 
                    'must_be_hdl_vector' => 1,
16892 
                    'period' => 1,
16893 
                    'port_id' => 1,
16894 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register23/en',
16895 
                    'type' => 'Bool',
16896 
                  },
16897 
                  'direction' => 'out',
16898 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16899 
                  'width' => 1,
16900 
                },
16901 
                'to_register24_ce' => {
16902 
                  'attributes' => {
16903 
                    'domain' => '',
16904 
                    'group' => 1,
16905 
                    'isCe' => 1,
16906 
                    'is_floating_block' => 1,
16907 
                    'period' => 1,
16908 
                    'type' => 'logic',
16909 
                  },
16910 
                  'direction' => 'out',
16911 
                  'hdlType' => 'std_logic',
16912 
                  'width' => 1,
16913 
                },
16914 
                'to_register24_clk' => {
16915 
                  'attributes' => {
16916 
                    'domain' => '',
16917 
                    'group' => 1,
16918 
                    'isClk' => 1,
16919 
                    'is_floating_block' => 1,
16920 
                    'period' => 1,
16921 
                    'type' => 'logic',
16922 
                  },
16923 
                  'direction' => 'out',
16924 
                  'hdlType' => 'std_logic',
16925 
                  'width' => 1,
16926 
                },
16927 
                'to_register24_clr' => {
16928 
                  'attributes' => {
16929 
                    'domain' => '',
16930 
                    'group' => 1,
16931 
                    'isClr' => 1,
16932 
                    'is_floating_block' => 1,
16933 
                    'period' => 1,
16934 
                    'type' => 'logic',
16935 
                    'valid_bit_used' => 0,
16936 
                  },
16937 
                  'direction' => 'out',
16938 
                  'hdlType' => 'std_logic',
16939 
                  'width' => 1,
16940 
                },
16941 
                'to_register24_data_in' => {
16942 
                  'attributes' => {
16943 
                    'bin_pt' => 0,
16944 
                    'is_floating_block' => 1,
16945 
                    'must_be_hdl_vector' => 1,
16946 
                    'period' => 1,
16947 
                    'port_id' => 0,
16948 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register24/data_in',
16949 
                    'type' => 'UFix_32_0',
16950 
                  },
16951 
                  'direction' => 'out',
16952 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16953 
                  'width' => 32,
16954 
                },
16955 
                'to_register24_dout' => {
16956 
                  'attributes' => {
16957 
                    'bin_pt' => 0,
16958 
                    'is_floating_block' => 1,
16959 
                    'must_be_hdl_vector' => 1,
16960 
                    'period' => 1,
16961 
                    'port_id' => 0,
16962 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register24/dout',
16963 
                    'type' => 'UFix_32_0',
16964 
                  },
16965 
                  'direction' => 'in',
16966 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16967 
                  'width' => 32,
16968 
                },
16969 
                'to_register24_en' => {
16970 
                  'attributes' => {
16971 
                    'bin_pt' => 0,
16972 
                    'is_floating_block' => 1,
16973 
                    'must_be_hdl_vector' => 1,
16974 
                    'period' => 1,
16975 
                    'port_id' => 1,
16976 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register24/en',
16977 
                    'type' => 'Bool',
16978 
                  },
16979 
                  'direction' => 'out',
16980 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16981 
                  'width' => 1,
16982 
                },
16983 
                'to_register25_ce' => {
16984 
                  'attributes' => {
16985 
                    'domain' => '',
16986 
                    'group' => 1,
16987 
                    'isCe' => 1,
16988 
                    'is_floating_block' => 1,
16989 
                    'period' => 1,
16990 
                    'type' => 'logic',
16991 
                  },
16992 
                  'direction' => 'out',
16993 
                  'hdlType' => 'std_logic',
16994 
                  'width' => 1,
16995 
                },
16996 
                'to_register25_clk' => {
16997 
                  'attributes' => {
16998 
                    'domain' => '',
16999 
                    'group' => 1,
17000 
                    'isClk' => 1,
17001 
                    'is_floating_block' => 1,
17002 
                    'period' => 1,
17003 
                    'type' => 'logic',
17004 
                  },
17005 
                  'direction' => 'out',
17006 
                  'hdlType' => 'std_logic',
17007 
                  'width' => 1,
17008 
                },
17009 
                'to_register25_clr' => {
17010 
                  'attributes' => {
17011 
                    'domain' => '',
17012 
                    'group' => 1,
17013 
                    'isClr' => 1,
17014 
                    'is_floating_block' => 1,
17015 
                    'period' => 1,
17016 
                    'type' => 'logic',
17017 
                    'valid_bit_used' => 0,
17018 
                  },
17019 
                  'direction' => 'out',
17020 
                  'hdlType' => 'std_logic',
17021 
                  'width' => 1,
17022 
                },
17023 
                'to_register25_data_in' => {
17024 
                  'attributes' => {
17025 
                    'bin_pt' => 0,
17026 
                    'is_floating_block' => 1,
17027 
                    'must_be_hdl_vector' => 1,
17028 
                    'period' => 1,
17029 
                    'port_id' => 0,
17030 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register25/data_in',
17031 
                    'type' => 'Bool',
17032 
                  },
17033 
                  'direction' => 'out',
17034 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17035 
                  'width' => 1,
17036 
                },
17037 
                'to_register25_dout' => {
17038 
                  'attributes' => {
17039 
                    'bin_pt' => 0,
17040 
                    'is_floating_block' => 1,
17041 
                    'must_be_hdl_vector' => 1,
17042 
                    'period' => 1,
17043 
                    'port_id' => 0,
17044 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register25/dout',
17045 
                    'type' => 'Bool',
17046 
                  },
17047 
                  'direction' => 'in',
17048 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17049 
                  'width' => 1,
17050 
                },
17051 
                'to_register25_en' => {
17052 
                  'attributes' => {
17053 
                    'bin_pt' => 0,
17054 
                    'is_floating_block' => 1,
17055 
                    'must_be_hdl_vector' => 1,
17056 
                    'period' => 1,
17057 
                    'port_id' => 1,
17058 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register25/en',
17059 
                    'type' => 'Bool',
17060 
                  },
17061 
                  'direction' => 'out',
17062 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17063 
                  'width' => 1,
17064 
                },
17065 
                'to_register26_ce' => {
17066 
                  'attributes' => {
17067 
                    'domain' => '',
17068 
                    'group' => 1,
17069 
                    'isCe' => 1,
17070 
                    'is_floating_block' => 1,
17071 
                    'period' => 1,
17072 
                    'type' => 'logic',
17073 
                  },
17074 
                  'direction' => 'out',
17075 
                  'hdlType' => 'std_logic',
17076 
                  'width' => 1,
17077 
                },
17078 
                'to_register26_clk' => {
17079 
                  'attributes' => {
17080 
                    'domain' => '',
17081 
                    'group' => 1,
17082 
                    'isClk' => 1,
17083 
                    'is_floating_block' => 1,
17084 
                    'period' => 1,
17085 
                    'type' => 'logic',
17086 
                  },
17087 
                  'direction' => 'out',
17088 
                  'hdlType' => 'std_logic',
17089 
                  'width' => 1,
17090 
                },
17091 
                'to_register26_clr' => {
17092 
                  'attributes' => {
17093 
                    'domain' => '',
17094 
                    'group' => 1,
17095 
                    'isClr' => 1,
17096 
                    'is_floating_block' => 1,
17097 
                    'period' => 1,
17098 
                    'type' => 'logic',
17099 
                    'valid_bit_used' => 0,
17100 
                  },
17101 
                  'direction' => 'out',
17102 
                  'hdlType' => 'std_logic',
17103 
                  'width' => 1,
17104 
                },
17105 
                'to_register26_data_in' => {
17106 
                  'attributes' => {
17107 
                    'bin_pt' => 0,
17108 
                    'is_floating_block' => 1,
17109 
                    'must_be_hdl_vector' => 1,
17110 
                    'period' => 1,
17111 
                    'port_id' => 0,
17112 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register26/data_in',
17113 
                    'type' => 'UFix_32_0',
17114 
                  },
17115 
                  'direction' => 'out',
17116 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17117 
                  'width' => 32,
17118 
                },
17119 
                'to_register26_dout' => {
17120 
                  'attributes' => {
17121 
                    'bin_pt' => 0,
17122 
                    'is_floating_block' => 1,
17123 
                    'must_be_hdl_vector' => 1,
17124 
                    'period' => 1,
17125 
                    'port_id' => 0,
17126 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register26/dout',
17127 
                    'type' => 'UFix_32_0',
17128 
                  },
17129 
                  'direction' => 'in',
17130 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17131 
                  'width' => 32,
17132 
                },
17133 
                'to_register26_en' => {
17134 
                  'attributes' => {
17135 
                    'bin_pt' => 0,
17136 
                    'is_floating_block' => 1,
17137 
                    'must_be_hdl_vector' => 1,
17138 
                    'period' => 1,
17139 
                    'port_id' => 1,
17140 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register26/en',
17141 
                    'type' => 'Bool',
17142 
                  },
17143 
                  'direction' => 'out',
17144 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17145 
                  'width' => 1,
17146 
                },
17147 
                'to_register27_ce' => {
17148 
                  'attributes' => {
17149 
                    'domain' => '',
17150 
                    'group' => 1,
17151 
                    'isCe' => 1,
17152 
                    'is_floating_block' => 1,
17153 
                    'period' => 1,
17154 
                    'type' => 'logic',
17155 
                  },
17156 
                  'direction' => 'out',
17157 
                  'hdlType' => 'std_logic',
17158 
                  'width' => 1,
17159 
                },
17160 
                'to_register27_clk' => {
17161 
                  'attributes' => {
17162 
                    'domain' => '',
17163 
                    'group' => 1,
17164 
                    'isClk' => 1,
17165 
                    'is_floating_block' => 1,
17166 
                    'period' => 1,
17167 
                    'type' => 'logic',
17168 
                  },
17169 
                  'direction' => 'out',
17170 
                  'hdlType' => 'std_logic',
17171 
                  'width' => 1,
17172 
                },
17173 
                'to_register27_clr' => {
17174 
                  'attributes' => {
17175 
                    'domain' => '',
17176 
                    'group' => 1,
17177 
                    'isClr' => 1,
17178 
                    'is_floating_block' => 1,
17179 
                    'period' => 1,
17180 
                    'type' => 'logic',
17181 
                    'valid_bit_used' => 0,
17182 
                  },
17183 
                  'direction' => 'out',
17184 
                  'hdlType' => 'std_logic',
17185 
                  'width' => 1,
17186 
                },
17187 
                'to_register27_data_in' => {
17188 
                  'attributes' => {
17189 
                    'bin_pt' => 0,
17190 
                    'is_floating_block' => 1,
17191 
                    'must_be_hdl_vector' => 1,
17192 
                    'period' => 1,
17193 
                    'port_id' => 0,
17194 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register27/data_in',
17195 
                    'type' => 'Bool',
17196 
                  },
17197 
                  'direction' => 'out',
17198 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17199 
                  'width' => 1,
17200 
                },
17201 
                'to_register27_dout' => {
17202 
                  'attributes' => {
17203 
                    'bin_pt' => 0,
17204 
                    'is_floating_block' => 1,
17205 
                    'must_be_hdl_vector' => 1,
17206 
                    'period' => 1,
17207 
                    'port_id' => 0,
17208 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register27/dout',
17209 
                    'type' => 'Bool',
17210 
                  },
17211 
                  'direction' => 'in',
17212 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17213 
                  'width' => 1,
17214 
                },
17215 
                'to_register27_en' => {
17216 
                  'attributes' => {
17217 
                    'bin_pt' => 0,
17218 
                    'is_floating_block' => 1,
17219 
                    'must_be_hdl_vector' => 1,
17220 
                    'period' => 1,
17221 
                    'port_id' => 1,
17222 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register27/en',
17223 
                    'type' => 'Bool',
17224 
                  },
17225 
                  'direction' => 'out',
17226 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17227 
                  'width' => 1,
17228 
                },
17229 
                'to_register28_ce' => {
17230 
                  'attributes' => {
17231 
                    'domain' => '',
17232 
                    'group' => 1,
17233 
                    'isCe' => 1,
17234 
                    'is_floating_block' => 1,
17235 
                    'period' => 1,
17236 
                    'type' => 'logic',
17237 
                  },
17238 
                  'direction' => 'out',
17239 
                  'hdlType' => 'std_logic',
17240 
                  'width' => 1,
17241 
                },
17242 
                'to_register28_clk' => {
17243 
                  'attributes' => {
17244 
                    'domain' => '',
17245 
                    'group' => 1,
17246 
                    'isClk' => 1,
17247 
                    'is_floating_block' => 1,
17248 
                    'period' => 1,
17249 
                    'type' => 'logic',
17250 
                  },
17251 
                  'direction' => 'out',
17252 
                  'hdlType' => 'std_logic',
17253 
                  'width' => 1,
17254 
                },
17255 
                'to_register28_clr' => {
17256 
                  'attributes' => {
17257 
                    'domain' => '',
17258 
                    'group' => 1,
17259 
                    'isClr' => 1,
17260 
                    'is_floating_block' => 1,
17261 
                    'period' => 1,
17262 
                    'type' => 'logic',
17263 
                    'valid_bit_used' => 0,
17264 
                  },
17265 
                  'direction' => 'out',
17266 
                  'hdlType' => 'std_logic',
17267 
                  'width' => 1,
17268 
                },
17269 
                'to_register28_data_in' => {
17270 
                  'attributes' => {
17271 
                    'bin_pt' => 0,
17272 
                    'is_floating_block' => 1,
17273 
                    'must_be_hdl_vector' => 1,
17274 
                    'period' => 1,
17275 
                    'port_id' => 0,
17276 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register28/data_in',
17277 
                    'type' => 'UFix_32_0',
17278 
                  },
17279 
                  'direction' => 'out',
17280 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17281 
                  'width' => 32,
17282 
                },
17283 
                'to_register28_dout' => {
17284 
                  'attributes' => {
17285 
                    'bin_pt' => 0,
17286 
                    'is_floating_block' => 1,
17287 
                    'must_be_hdl_vector' => 1,
17288 
                    'period' => 1,
17289 
                    'port_id' => 0,
17290 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register28/dout',
17291 
                    'type' => 'UFix_32_0',
17292 
                  },
17293 
                  'direction' => 'in',
17294 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17295 
                  'width' => 32,
17296 
                },
17297 
                'to_register28_en' => {
17298 
                  'attributes' => {
17299 
                    'bin_pt' => 0,
17300 
                    'is_floating_block' => 1,
17301 
                    'must_be_hdl_vector' => 1,
17302 
                    'period' => 1,
17303 
                    'port_id' => 1,
17304 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register28/en',
17305 
                    'type' => 'Bool',
17306 
                  },
17307 
                  'direction' => 'out',
17308 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17309 
                  'width' => 1,
17310 
                },
17311 
                'to_register29_ce' => {
17312 
                  'attributes' => {
17313 
                    'domain' => '',
17314 
                    'group' => 1,
17315 
                    'isCe' => 1,
17316 
                    'is_floating_block' => 1,
17317 
                    'period' => 1,
17318 
                    'type' => 'logic',
17319 
                  },
17320 
                  'direction' => 'out',
17321 
                  'hdlType' => 'std_logic',
17322 
                  'width' => 1,
17323 
                },
17324 
                'to_register29_clk' => {
17325 
                  'attributes' => {
17326 
                    'domain' => '',
17327 
                    'group' => 1,
17328 
                    'isClk' => 1,
17329 
                    'is_floating_block' => 1,
17330 
                    'period' => 1,
17331 
                    'type' => 'logic',
17332 
                  },
17333 
                  'direction' => 'out',
17334 
                  'hdlType' => 'std_logic',
17335 
                  'width' => 1,
17336 
                },
17337 
                'to_register29_clr' => {
17338 
                  'attributes' => {
17339 
                    'domain' => '',
17340 
                    'group' => 1,
17341 
                    'isClr' => 1,
17342 
                    'is_floating_block' => 1,
17343 
                    'period' => 1,
17344 
                    'type' => 'logic',
17345 
                    'valid_bit_used' => 0,
17346 
                  },
17347 
                  'direction' => 'out',
17348 
                  'hdlType' => 'std_logic',
17349 
                  'width' => 1,
17350 
                },
17351 
                'to_register29_data_in' => {
17352 
                  'attributes' => {
17353 
                    'bin_pt' => 0,
17354 
                    'is_floating_block' => 1,
17355 
                    'must_be_hdl_vector' => 1,
17356 
                    'period' => 1,
17357 
                    'port_id' => 0,
17358 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register29/data_in',
17359 
                    'type' => 'Bool',
17360 
                  },
17361 
                  'direction' => 'out',
17362 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17363 
                  'width' => 1,
17364 
                },
17365 
                'to_register29_dout' => {
17366 
                  'attributes' => {
17367 
                    'bin_pt' => 0,
17368 
                    'is_floating_block' => 1,
17369 
                    'must_be_hdl_vector' => 1,
17370 
                    'period' => 1,
17371 
                    'port_id' => 0,
17372 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register29/dout',
17373 
                    'type' => 'Bool',
17374 
                  },
17375 
                  'direction' => 'in',
17376 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17377 
                  'width' => 1,
17378 
                },
17379 
                'to_register29_en' => {
17380 
                  'attributes' => {
17381 
                    'bin_pt' => 0,
17382 
                    'is_floating_block' => 1,
17383 
                    'must_be_hdl_vector' => 1,
17384 
                    'period' => 1,
17385 
                    'port_id' => 1,
17386 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register29/en',
17387 
                    'type' => 'Bool',
17388 
                  },
17389 
                  'direction' => 'out',
17390 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17391 
                  'width' => 1,
17392 
                },
17393 
                'to_register2_ce' => {
17394 
                  'attributes' => {
17395 
                    'domain' => '',
17396 
                    'group' => 1,
17397 
                    'isCe' => 1,
17398 
                    'is_floating_block' => 1,
17399 
                    'period' => 1,
17400 
                    'type' => 'logic',
17401 
                  },
17402 
                  'direction' => 'out',
17403 
                  'hdlType' => 'std_logic',
17404 
                  'width' => 1,
17405 
                },
17406 
                'to_register2_clk' => {
17407 
                  'attributes' => {
17408 
                    'domain' => '',
17409 
                    'group' => 1,
17410 
                    'isClk' => 1,
17411 
                    'is_floating_block' => 1,
17412 
                    'period' => 1,
17413 
                    'type' => 'logic',
17414 
                  },
17415 
                  'direction' => 'out',
17416 
                  'hdlType' => 'std_logic',
17417 
                  'width' => 1,
17418 
                },
17419 
                'to_register2_clr' => {
17420 
                  'attributes' => {
17421 
                    'domain' => '',
17422 
                    'group' => 1,
17423 
                    'isClr' => 1,
17424 
                    'is_floating_block' => 1,
17425 
                    'period' => 1,
17426 
                    'type' => 'logic',
17427 
                    'valid_bit_used' => 0,
17428 
                  },
17429 
                  'direction' => 'out',
17430 
                  'hdlType' => 'std_logic',
17431 
                  'width' => 1,
17432 
                },
17433 
                'to_register2_data_in' => {
17434 
                  'attributes' => {
17435 
                    'bin_pt' => 0,
17436 
                    'is_floating_block' => 1,
17437 
                    'must_be_hdl_vector' => 1,
17438 
                    'period' => 1,
17439 
                    'port_id' => 0,
17440 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register2/data_in',
17441 
                    'type' => 'UFix_32_0',
17442 
                  },
17443 
                  'direction' => 'out',
17444 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17445 
                  'width' => 32,
17446 
                },
17447 
                'to_register2_dout' => {
17448 
                  'attributes' => {
17449 
                    'bin_pt' => 0,
17450 
                    'is_floating_block' => 1,
17451 
                    'must_be_hdl_vector' => 1,
17452 
                    'period' => 1,
17453 
                    'port_id' => 0,
17454 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register2/dout',
17455 
                    'type' => 'UFix_32_0',
17456 
                  },
17457 
                  'direction' => 'in',
17458 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17459 
                  'width' => 32,
17460 
                },
17461 
                'to_register2_en' => {
17462 
                  'attributes' => {
17463 
                    'bin_pt' => 0,
17464 
                    'is_floating_block' => 1,
17465 
                    'must_be_hdl_vector' => 1,
17466 
                    'period' => 1,
17467 
                    'port_id' => 1,
17468 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register2/en',
17469 
                    'type' => 'Bool',
17470 
                  },
17471 
                  'direction' => 'out',
17472 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17473 
                  'width' => 1,
17474 
                },
17475 
                'to_register30_ce' => {
17476 
                  'attributes' => {
17477 
                    'domain' => '',
17478 
                    'group' => 1,
17479 
                    'isCe' => 1,
17480 
                    'is_floating_block' => 1,
17481 
                    'period' => 1,
17482 
                    'type' => 'logic',
17483 
                  },
17484 
                  'direction' => 'out',
17485 
                  'hdlType' => 'std_logic',
17486 
                  'width' => 1,
17487 
                },
17488 
                'to_register30_clk' => {
17489 
                  'attributes' => {
17490 
                    'domain' => '',
17491 
                    'group' => 1,
17492 
                    'isClk' => 1,
17493 
                    'is_floating_block' => 1,
17494 
                    'period' => 1,
17495 
                    'type' => 'logic',
17496 
                  },
17497 
                  'direction' => 'out',
17498 
                  'hdlType' => 'std_logic',
17499 
                  'width' => 1,
17500 
                },
17501 
                'to_register30_clr' => {
17502 
                  'attributes' => {
17503 
                    'domain' => '',
17504 
                    'group' => 1,
17505 
                    'isClr' => 1,
17506 
                    'is_floating_block' => 1,
17507 
                    'period' => 1,
17508 
                    'type' => 'logic',
17509 
                    'valid_bit_used' => 0,
17510 
                  },
17511 
                  'direction' => 'out',
17512 
                  'hdlType' => 'std_logic',
17513 
                  'width' => 1,
17514 
                },
17515 
                'to_register30_data_in' => {
17516 
                  'attributes' => {
17517 
                    'bin_pt' => 0,
17518 
                    'is_floating_block' => 1,
17519 
                    'must_be_hdl_vector' => 1,
17520 
                    'period' => 1,
17521 
                    'port_id' => 0,
17522 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register30/data_in',
17523 
                    'type' => 'UFix_32_0',
17524 
                  },
17525 
                  'direction' => 'out',
17526 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17527 
                  'width' => 32,
17528 
                },
17529 
                'to_register30_dout' => {
17530 
                  'attributes' => {
17531 
                    'bin_pt' => 0,
17532 
                    'is_floating_block' => 1,
17533 
                    'must_be_hdl_vector' => 1,
17534 
                    'period' => 1,
17535 
                    'port_id' => 0,
17536 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register30/dout',
17537 
                    'type' => 'UFix_32_0',
17538 
                  },
17539 
                  'direction' => 'in',
17540 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17541 
                  'width' => 32,
17542 
                },
17543 
                'to_register30_en' => {
17544 
                  'attributes' => {
17545 
                    'bin_pt' => 0,
17546 
                    'is_floating_block' => 1,
17547 
                    'must_be_hdl_vector' => 1,
17548 
                    'period' => 1,
17549 
                    'port_id' => 1,
17550 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register30/en',
17551 
                    'type' => 'Bool',
17552 
                  },
17553 
                  'direction' => 'out',
17554 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17555 
                  'width' => 1,
17556 
                },
17557 
                'to_register31_ce' => {
17558 
                  'attributes' => {
17559 
                    'domain' => '',
17560 
                    'group' => 1,
17561 
                    'isCe' => 1,
17562 
                    'is_floating_block' => 1,
17563 
                    'period' => 1,
17564 
                    'type' => 'logic',
17565 
                  },
17566 
                  'direction' => 'out',
17567 
                  'hdlType' => 'std_logic',
17568 
                  'width' => 1,
17569 
                },
17570 
                'to_register31_clk' => {
17571 
                  'attributes' => {
17572 
                    'domain' => '',
17573 
                    'group' => 1,
17574 
                    'isClk' => 1,
17575 
                    'is_floating_block' => 1,
17576 
                    'period' => 1,
17577 
                    'type' => 'logic',
17578 
                  },
17579 
                  'direction' => 'out',
17580 
                  'hdlType' => 'std_logic',
17581 
                  'width' => 1,
17582 
                },
17583 
                'to_register31_clr' => {
17584 
                  'attributes' => {
17585 
                    'domain' => '',
17586 
                    'group' => 1,
17587 
                    'isClr' => 1,
17588 
                    'is_floating_block' => 1,
17589 
                    'period' => 1,
17590 
                    'type' => 'logic',
17591 
                    'valid_bit_used' => 0,
17592 
                  },
17593 
                  'direction' => 'out',
17594 
                  'hdlType' => 'std_logic',
17595 
                  'width' => 1,
17596 
                },
17597 
                'to_register31_data_in' => {
17598 
                  'attributes' => {
17599 
                    'bin_pt' => 0,
17600 
                    'is_floating_block' => 1,
17601 
                    'must_be_hdl_vector' => 1,
17602 
                    'period' => 1,
17603 
                    'port_id' => 0,
17604 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register31/data_in',
17605 
                    'type' => 'Bool',
17606 
                  },
17607 
                  'direction' => 'out',
17608 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17609 
                  'width' => 1,
17610 
                },
17611 
                'to_register31_dout' => {
17612 
                  'attributes' => {
17613 
                    'bin_pt' => 0,
17614 
                    'is_floating_block' => 1,
17615 
                    'must_be_hdl_vector' => 1,
17616 
                    'period' => 1,
17617 
                    'port_id' => 0,
17618 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register31/dout',
17619 
                    'type' => 'Bool',
17620 
                  },
17621 
                  'direction' => 'in',
17622 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17623 
                  'width' => 1,
17624 
                },
17625 
                'to_register31_en' => {
17626 
                  'attributes' => {
17627 
                    'bin_pt' => 0,
17628 
                    'is_floating_block' => 1,
17629 
                    'must_be_hdl_vector' => 1,
17630 
                    'period' => 1,
17631 
                    'port_id' => 1,
17632 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register31/en',
17633 
                    'type' => 'Bool',
17634 
                  },
17635 
                  'direction' => 'out',
17636 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17637 
                  'width' => 1,
17638 
                },
17639 
                'to_register32_ce' => {
17640 
                  'attributes' => {
17641 
                    'domain' => '',
17642 
                    'group' => 1,
17643 
                    'isCe' => 1,
17644 
                    'is_floating_block' => 1,
17645 
                    'period' => 1,
17646 
                    'type' => 'logic',
17647 
                  },
17648 
                  'direction' => 'out',
17649 
                  'hdlType' => 'std_logic',
17650 
                  'width' => 1,
17651 
                },
17652 
                'to_register32_clk' => {
17653 
                  'attributes' => {
17654 
                    'domain' => '',
17655 
                    'group' => 1,
17656 
                    'isClk' => 1,
17657 
                    'is_floating_block' => 1,
17658 
                    'period' => 1,
17659 
                    'type' => 'logic',
17660 
                  },
17661 
                  'direction' => 'out',
17662 
                  'hdlType' => 'std_logic',
17663 
                  'width' => 1,
17664 
                },
17665 
                'to_register32_clr' => {
17666 
                  'attributes' => {
17667 
                    'domain' => '',
17668 
                    'group' => 1,
17669 
                    'isClr' => 1,
17670 
                    'is_floating_block' => 1,
17671 
                    'period' => 1,
17672 
                    'type' => 'logic',
17673 
                    'valid_bit_used' => 0,
17674 
                  },
17675 
                  'direction' => 'out',
17676 
                  'hdlType' => 'std_logic',
17677 
                  'width' => 1,
17678 
                },
17679 
                'to_register32_data_in' => {
17680 
                  'attributes' => {
17681 
                    'bin_pt' => 0,
17682 
                    'is_floating_block' => 1,
17683 
                    'must_be_hdl_vector' => 1,
17684 
                    'period' => 1,
17685 
                    'port_id' => 0,
17686 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register32/data_in',
17687 
                    'type' => 'UFix_32_0',
17688 
                  },
17689 
                  'direction' => 'out',
17690 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17691 
                  'width' => 32,
17692 
                },
17693 
                'to_register32_dout' => {
17694 
                  'attributes' => {
17695 
                    'bin_pt' => 0,
17696 
                    'is_floating_block' => 1,
17697 
                    'must_be_hdl_vector' => 1,
17698 
                    'period' => 1,
17699 
                    'port_id' => 0,
17700 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register32/dout',
17701 
                    'type' => 'UFix_32_0',
17702 
                  },
17703 
                  'direction' => 'in',
17704 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17705 
                  'width' => 32,
17706 
                },
17707 
                'to_register32_en' => {
17708 
                  'attributes' => {
17709 
                    'bin_pt' => 0,
17710 
                    'is_floating_block' => 1,
17711 
                    'must_be_hdl_vector' => 1,
17712 
                    'period' => 1,
17713 
                    'port_id' => 1,
17714 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register32/en',
17715 
                    'type' => 'Bool',
17716 
                  },
17717 
                  'direction' => 'out',
17718 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17719 
                  'width' => 1,
17720 
                },
17721 
                'to_register33_ce' => {
17722 
                  'attributes' => {
17723 
                    'domain' => '',
17724 
                    'group' => 1,
17725 
                    'isCe' => 1,
17726 
                    'is_floating_block' => 1,
17727 
                    'period' => 1,
17728 
                    'type' => 'logic',
17729 
                  },
17730 
                  'direction' => 'out',
17731 
                  'hdlType' => 'std_logic',
17732 
                  'width' => 1,
17733 
                },
17734 
                'to_register33_clk' => {
17735 
                  'attributes' => {
17736 
                    'domain' => '',
17737 
                    'group' => 1,
17738 
                    'isClk' => 1,
17739 
                    'is_floating_block' => 1,
17740 
                    'period' => 1,
17741 
                    'type' => 'logic',
17742 
                  },
17743 
                  'direction' => 'out',
17744 
                  'hdlType' => 'std_logic',
17745 
                  'width' => 1,
17746 
                },
17747 
                'to_register33_clr' => {
17748 
                  'attributes' => {
17749 
                    'domain' => '',
17750 
                    'group' => 1,
17751 
                    'isClr' => 1,
17752 
                    'is_floating_block' => 1,
17753 
                    'period' => 1,
17754 
                    'type' => 'logic',
17755 
                    'valid_bit_used' => 0,
17756 
                  },
17757 
                  'direction' => 'out',
17758 
                  'hdlType' => 'std_logic',
17759 
                  'width' => 1,
17760 
                },
17761 
                'to_register33_data_in' => {
17762 
                  'attributes' => {
17763 
                    'bin_pt' => 0,
17764 
                    'is_floating_block' => 1,
17765 
                    'must_be_hdl_vector' => 1,
17766 
                    'period' => 1,
17767 
                    'port_id' => 0,
17768 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register33/data_in',
17769 
                    'type' => 'Bool',
17770 
                  },
17771 
                  'direction' => 'out',
17772 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17773 
                  'width' => 1,
17774 
                },
17775 
                'to_register33_dout' => {
17776 
                  'attributes' => {
17777 
                    'bin_pt' => 0,
17778 
                    'is_floating_block' => 1,
17779 
                    'must_be_hdl_vector' => 1,
17780 
                    'period' => 1,
17781 
                    'port_id' => 0,
17782 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register33/dout',
17783 
                    'type' => 'Bool',
17784 
                  },
17785 
                  'direction' => 'in',
17786 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17787 
                  'width' => 1,
17788 
                },
17789 
                'to_register33_en' => {
17790 
                  'attributes' => {
17791 
                    'bin_pt' => 0,
17792 
                    'is_floating_block' => 1,
17793 
                    'must_be_hdl_vector' => 1,
17794 
                    'period' => 1,
17795 
                    'port_id' => 1,
17796 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register33/en',
17797 
                    'type' => 'Bool',
17798 
                  },
17799 
                  'direction' => 'out',
17800 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17801 
                  'width' => 1,
17802 
                },
17803 
                'to_register34_ce' => {
17804 
                  'attributes' => {
17805 
                    'domain' => '',
17806 
                    'group' => 1,
17807 
                    'isCe' => 1,
17808 
                    'is_floating_block' => 1,
17809 
                    'period' => 1,
17810 
                    'type' => 'logic',
17811 
                  },
17812 
                  'direction' => 'out',
17813 
                  'hdlType' => 'std_logic',
17814 
                  'width' => 1,
17815 
                },
17816 
                'to_register34_clk' => {
17817 
                  'attributes' => {
17818 
                    'domain' => '',
17819 
                    'group' => 1,
17820 
                    'isClk' => 1,
17821 
                    'is_floating_block' => 1,
17822 
                    'period' => 1,
17823 
                    'type' => 'logic',
17824 
                  },
17825 
                  'direction' => 'out',
17826 
                  'hdlType' => 'std_logic',
17827 
                  'width' => 1,
17828 
                },
17829 
                'to_register34_clr' => {
17830 
                  'attributes' => {
17831 
                    'domain' => '',
17832 
                    'group' => 1,
17833 
                    'isClr' => 1,
17834 
                    'is_floating_block' => 1,
17835 
                    'period' => 1,
17836 
                    'type' => 'logic',
17837 
                    'valid_bit_used' => 0,
17838 
                  },
17839 
                  'direction' => 'out',
17840 
                  'hdlType' => 'std_logic',
17841 
                  'width' => 1,
17842 
                },
17843 
                'to_register34_data_in' => {
17844 
                  'attributes' => {
17845 
                    'bin_pt' => 0,
17846 
                    'is_floating_block' => 1,
17847 
                    'must_be_hdl_vector' => 1,
17848 
                    'period' => 1,
17849 
                    'port_id' => 0,
17850 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register34/data_in',
17851 
                    'type' => 'UFix_32_0',
17852 
                  },
17853 
                  'direction' => 'out',
17854 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17855 
                  'width' => 32,
17856 
                },
17857 
                'to_register34_dout' => {
17858 
                  'attributes' => {
17859 
                    'bin_pt' => 0,
17860 
                    'is_floating_block' => 1,
17861 
                    'must_be_hdl_vector' => 1,
17862 
                    'period' => 1,
17863 
                    'port_id' => 0,
17864 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register34/dout',
17865 
                    'type' => 'UFix_32_0',
17866 
                  },
17867 
                  'direction' => 'in',
17868 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17869 
                  'width' => 32,
17870 
                },
17871 
                'to_register34_en' => {
17872 
                  'attributes' => {
17873 
                    'bin_pt' => 0,
17874 
                    'is_floating_block' => 1,
17875 
                    'must_be_hdl_vector' => 1,
17876 
                    'period' => 1,
17877 
                    'port_id' => 1,
17878 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register34/en',
17879 
                    'type' => 'Bool',
17880 
                  },
17881 
                  'direction' => 'out',
17882 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17883 
                  'width' => 1,
17884 
                },
17885 
                'to_register3_ce' => {
17886 
                  'attributes' => {
17887 
                    'domain' => '',
17888 
                    'group' => 1,
17889 
                    'isCe' => 1,
17890 
                    'is_floating_block' => 1,
17891 
                    'period' => 1,
17892 
                    'type' => 'logic',
17893 
                  },
17894 
                  'direction' => 'out',
17895 
                  'hdlType' => 'std_logic',
17896 
                  'width' => 1,
17897 
                },
17898 
                'to_register3_clk' => {
17899 
                  'attributes' => {
17900 
                    'domain' => '',
17901 
                    'group' => 1,
17902 
                    'isClk' => 1,
17903 
                    'is_floating_block' => 1,
17904 
                    'period' => 1,
17905 
                    'type' => 'logic',
17906 
                  },
17907 
                  'direction' => 'out',
17908 
                  'hdlType' => 'std_logic',
17909 
                  'width' => 1,
17910 
                },
17911 
                'to_register3_clr' => {
17912 
                  'attributes' => {
17913 
                    'domain' => '',
17914 
                    'group' => 1,
17915 
                    'isClr' => 1,
17916 
                    'is_floating_block' => 1,
17917 
                    'period' => 1,
17918 
                    'type' => 'logic',
17919 
                    'valid_bit_used' => 0,
17920 
                  },
17921 
                  'direction' => 'out',
17922 
                  'hdlType' => 'std_logic',
17923 
                  'width' => 1,
17924 
                },
17925 
                'to_register3_data_in' => {
17926 
                  'attributes' => {
17927 
                    'bin_pt' => 0,
17928 
                    'is_floating_block' => 1,
17929 
                    'must_be_hdl_vector' => 1,
17930 
                    'period' => 1,
17931 
                    'port_id' => 0,
17932 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register3/data_in',
17933 
                    'type' => 'Bool',
17934 
                  },
17935 
                  'direction' => 'out',
17936 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17937 
                  'width' => 1,
17938 
                },
17939 
                'to_register3_dout' => {
17940 
                  'attributes' => {
17941 
                    'bin_pt' => 0,
17942 
                    'is_floating_block' => 1,
17943 
                    'must_be_hdl_vector' => 1,
17944 
                    'period' => 1,
17945 
                    'port_id' => 0,
17946 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register3/dout',
17947 
                    'type' => 'Bool',
17948 
                  },
17949 
                  'direction' => 'in',
17950 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17951 
                  'width' => 1,
17952 
                },
17953 
                'to_register3_en' => {
17954 
                  'attributes' => {
17955 
                    'bin_pt' => 0,
17956 
                    'is_floating_block' => 1,
17957 
                    'must_be_hdl_vector' => 1,
17958 
                    'period' => 1,
17959 
                    'port_id' => 1,
17960 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register3/en',
17961 
                    'type' => 'Bool',
17962 
                  },
17963 
                  'direction' => 'out',
17964 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17965 
                  'width' => 1,
17966 
                },
17967 
                'to_register4_ce' => {
17968 
                  'attributes' => {
17969 
                    'domain' => '',
17970 
                    'group' => 1,
17971 
                    'isCe' => 1,
17972 
                    'is_floating_block' => 1,
17973 
                    'period' => 1,
17974 
                    'type' => 'logic',
17975 
                  },
17976 
                  'direction' => 'out',
17977 
                  'hdlType' => 'std_logic',
17978 
                  'width' => 1,
17979 
                },
17980 
                'to_register4_clk' => {
17981 
                  'attributes' => {
17982 
                    'domain' => '',
17983 
                    'group' => 1,
17984 
                    'isClk' => 1,
17985 
                    'is_floating_block' => 1,
17986 
                    'period' => 1,
17987 
                    'type' => 'logic',
17988 
                  },
17989 
                  'direction' => 'out',
17990 
                  'hdlType' => 'std_logic',
17991 
                  'width' => 1,
17992 
                },
17993 
                'to_register4_clr' => {
17994 
                  'attributes' => {
17995 
                    'domain' => '',
17996 
                    'group' => 1,
17997 
                    'isClr' => 1,
17998 
                    'is_floating_block' => 1,
17999 
                    'period' => 1,
18000 
                    'type' => 'logic',
18001 
                    'valid_bit_used' => 0,
18002 
                  },
18003 
                  'direction' => 'out',
18004 
                  'hdlType' => 'std_logic',
18005 
                  'width' => 1,
18006 
                },
18007 
                'to_register4_data_in' => {
18008 
                  'attributes' => {
18009 
                    'bin_pt' => 0,
18010 
                    'is_floating_block' => 1,
18011 
                    'must_be_hdl_vector' => 1,
18012 
                    'period' => 1,
18013 
                    'port_id' => 0,
18014 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register4/data_in',
18015 
                    'type' => 'Bool',
18016 
                  },
18017 
                  'direction' => 'out',
18018 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18019 
                  'width' => 1,
18020 
                },
18021 
                'to_register4_dout' => {
18022 
                  'attributes' => {
18023 
                    'bin_pt' => 0,
18024 
                    'is_floating_block' => 1,
18025 
                    'must_be_hdl_vector' => 1,
18026 
                    'period' => 1,
18027 
                    'port_id' => 0,
18028 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register4/dout',
18029 
                    'type' => 'Bool',
18030 
                  },
18031 
                  'direction' => 'in',
18032 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18033 
                  'width' => 1,
18034 
                },
18035 
                'to_register4_en' => {
18036 
                  'attributes' => {
18037 
                    'bin_pt' => 0,
18038 
                    'is_floating_block' => 1,
18039 
                    'must_be_hdl_vector' => 1,
18040 
                    'period' => 1,
18041 
                    'port_id' => 1,
18042 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register4/en',
18043 
                    'type' => 'Bool',
18044 
                  },
18045 
                  'direction' => 'out',
18046 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18047 
                  'width' => 1,
18048 
                },
18049 
                'to_register5_ce' => {
18050 
                  'attributes' => {
18051 
                    'domain' => '',
18052 
                    'group' => 1,
18053 
                    'isCe' => 1,
18054 
                    'is_floating_block' => 1,
18055 
                    'period' => 1,
18056 
                    'type' => 'logic',
18057 
                  },
18058 
                  'direction' => 'out',
18059 
                  'hdlType' => 'std_logic',
18060 
                  'width' => 1,
18061 
                },
18062 
                'to_register5_clk' => {
18063 
                  'attributes' => {
18064 
                    'domain' => '',
18065 
                    'group' => 1,
18066 
                    'isClk' => 1,
18067 
                    'is_floating_block' => 1,
18068 
                    'period' => 1,
18069 
                    'type' => 'logic',
18070 
                  },
18071 
                  'direction' => 'out',
18072 
                  'hdlType' => 'std_logic',
18073 
                  'width' => 1,
18074 
                },
18075 
                'to_register5_clr' => {
18076 
                  'attributes' => {
18077 
                    'domain' => '',
18078 
                    'group' => 1,
18079 
                    'isClr' => 1,
18080 
                    'is_floating_block' => 1,
18081 
                    'period' => 1,
18082 
                    'type' => 'logic',
18083 
                    'valid_bit_used' => 0,
18084 
                  },
18085 
                  'direction' => 'out',
18086 
                  'hdlType' => 'std_logic',
18087 
                  'width' => 1,
18088 
                },
18089 
                'to_register5_data_in' => {
18090 
                  'attributes' => {
18091 
                    'bin_pt' => 0,
18092 
                    'is_floating_block' => 1,
18093 
                    'must_be_hdl_vector' => 1,
18094 
                    'period' => 1,
18095 
                    'port_id' => 0,
18096 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register5/data_in',
18097 
                    'type' => 'UFix_32_0',
18098 
                  },
18099 
                  'direction' => 'out',
18100 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18101 
                  'width' => 32,
18102 
                },
18103 
                'to_register5_dout' => {
18104 
                  'attributes' => {
18105 
                    'bin_pt' => 0,
18106 
                    'is_floating_block' => 1,
18107 
                    'must_be_hdl_vector' => 1,
18108 
                    'period' => 1,
18109 
                    'port_id' => 0,
18110 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register5/dout',
18111 
                    'type' => 'UFix_32_0',
18112 
                  },
18113 
                  'direction' => 'in',
18114 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18115 
                  'width' => 32,
18116 
                },
18117 
                'to_register5_en' => {
18118 
                  'attributes' => {
18119 
                    'bin_pt' => 0,
18120 
                    'is_floating_block' => 1,
18121 
                    'must_be_hdl_vector' => 1,
18122 
                    'period' => 1,
18123 
                    'port_id' => 1,
18124 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register5/en',
18125 
                    'type' => 'Bool',
18126 
                  },
18127 
                  'direction' => 'out',
18128 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18129 
                  'width' => 1,
18130 
                },
18131 
                'to_register6_ce' => {
18132 
                  'attributes' => {
18133 
                    'domain' => '',
18134 
                    'group' => 1,
18135 
                    'isCe' => 1,
18136 
                    'is_floating_block' => 1,
18137 
                    'period' => 1,
18138 
                    'type' => 'logic',
18139 
                  },
18140 
                  'direction' => 'out',
18141 
                  'hdlType' => 'std_logic',
18142 
                  'width' => 1,
18143 
                },
18144 
                'to_register6_clk' => {
18145 
                  'attributes' => {
18146 
                    'domain' => '',
18147 
                    'group' => 1,
18148 
                    'isClk' => 1,
18149 
                    'is_floating_block' => 1,
18150 
                    'period' => 1,
18151 
                    'type' => 'logic',
18152 
                  },
18153 
                  'direction' => 'out',
18154 
                  'hdlType' => 'std_logic',
18155 
                  'width' => 1,
18156 
                },
18157 
                'to_register6_clr' => {
18158 
                  'attributes' => {
18159 
                    'domain' => '',
18160 
                    'group' => 1,
18161 
                    'isClr' => 1,
18162 
                    'is_floating_block' => 1,
18163 
                    'period' => 1,
18164 
                    'type' => 'logic',
18165 
                    'valid_bit_used' => 0,
18166 
                  },
18167 
                  'direction' => 'out',
18168 
                  'hdlType' => 'std_logic',
18169 
                  'width' => 1,
18170 
                },
18171 
                'to_register6_data_in' => {
18172 
                  'attributes' => {
18173 
                    'bin_pt' => 0,
18174 
                    'is_floating_block' => 1,
18175 
                    'must_be_hdl_vector' => 1,
18176 
                    'period' => 1,
18177 
                    'port_id' => 0,
18178 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register6/data_in',
18179 
                    'type' => 'UFix_32_0',
18180 
                  },
18181 
                  'direction' => 'out',
18182 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18183 
                  'width' => 32,
18184 
                },
18185 
                'to_register6_dout' => {
18186 
                  'attributes' => {
18187 
                    'bin_pt' => 0,
18188 
                    'is_floating_block' => 1,
18189 
                    'must_be_hdl_vector' => 1,
18190 
                    'period' => 1,
18191 
                    'port_id' => 0,
18192 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register6/dout',
18193 
                    'type' => 'UFix_32_0',
18194 
                  },
18195 
                  'direction' => 'in',
18196 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18197 
                  'width' => 32,
18198 
                },
18199 
                'to_register6_en' => {
18200 
                  'attributes' => {
18201 
                    'bin_pt' => 0,
18202 
                    'is_floating_block' => 1,
18203 
                    'must_be_hdl_vector' => 1,
18204 
                    'period' => 1,
18205 
                    'port_id' => 1,
18206 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register6/en',
18207 
                    'type' => 'Bool',
18208 
                  },
18209 
                  'direction' => 'out',
18210 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18211 
                  'width' => 1,
18212 
                },
18213 
                'to_register7_ce' => {
18214 
                  'attributes' => {
18215 
                    'domain' => '',
18216 
                    'group' => 1,
18217 
                    'isCe' => 1,
18218 
                    'is_floating_block' => 1,
18219 
                    'period' => 1,
18220 
                    'type' => 'logic',
18221 
                  },
18222 
                  'direction' => 'out',
18223 
                  'hdlType' => 'std_logic',
18224 
                  'width' => 1,
18225 
                },
18226 
                'to_register7_clk' => {
18227 
                  'attributes' => {
18228 
                    'domain' => '',
18229 
                    'group' => 1,
18230 
                    'isClk' => 1,
18231 
                    'is_floating_block' => 1,
18232 
                    'period' => 1,
18233 
                    'type' => 'logic',
18234 
                  },
18235 
                  'direction' => 'out',
18236 
                  'hdlType' => 'std_logic',
18237 
                  'width' => 1,
18238 
                },
18239 
                'to_register7_clr' => {
18240 
                  'attributes' => {
18241 
                    'domain' => '',
18242 
                    'group' => 1,
18243 
                    'isClr' => 1,
18244 
                    'is_floating_block' => 1,
18245 
                    'period' => 1,
18246 
                    'type' => 'logic',
18247 
                    'valid_bit_used' => 0,
18248 
                  },
18249 
                  'direction' => 'out',
18250 
                  'hdlType' => 'std_logic',
18251 
                  'width' => 1,
18252 
                },
18253 
                'to_register7_data_in' => {
18254 
                  'attributes' => {
18255 
                    'bin_pt' => 0,
18256 
                    'is_floating_block' => 1,
18257 
                    'must_be_hdl_vector' => 1,
18258 
                    'period' => 1,
18259 
                    'port_id' => 0,
18260 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register7/data_in',
18261 
                    'type' => 'UFix_32_0',
18262 
                  },
18263 
                  'direction' => 'out',
18264 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18265 
                  'width' => 32,
18266 
                },
18267 
                'to_register7_dout' => {
18268 
                  'attributes' => {
18269 
                    'bin_pt' => 0,
18270 
                    'is_floating_block' => 1,
18271 
                    'must_be_hdl_vector' => 1,
18272 
                    'period' => 1,
18273 
                    'port_id' => 0,
18274 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register7/dout',
18275 
                    'type' => 'UFix_32_0',
18276 
                  },
18277 
                  'direction' => 'in',
18278 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18279 
                  'width' => 32,
18280 
                },
18281 
                'to_register7_en' => {
18282 
                  'attributes' => {
18283 
                    'bin_pt' => 0,
18284 
                    'is_floating_block' => 1,
18285 
                    'must_be_hdl_vector' => 1,
18286 
                    'period' => 1,
18287 
                    'port_id' => 1,
18288 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register7/en',
18289 
                    'type' => 'Bool',
18290 
                  },
18291 
                  'direction' => 'out',
18292 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18293 
                  'width' => 1,
18294 
                },
18295 
                'to_register8_ce' => {
18296 
                  'attributes' => {
18297 
                    'domain' => '',
18298 
                    'group' => 1,
18299 
                    'isCe' => 1,
18300 
                    'is_floating_block' => 1,
18301 
                    'period' => 1,
18302 
                    'type' => 'logic',
18303 
                  },
18304 
                  'direction' => 'out',
18305 
                  'hdlType' => 'std_logic',
18306 
                  'width' => 1,
18307 
                },
18308 
                'to_register8_clk' => {
18309 
                  'attributes' => {
18310 
                    'domain' => '',
18311 
                    'group' => 1,
18312 
                    'isClk' => 1,
18313 
                    'is_floating_block' => 1,
18314 
                    'period' => 1,
18315 
                    'type' => 'logic',
18316 
                  },
18317 
                  'direction' => 'out',
18318 
                  'hdlType' => 'std_logic',
18319 
                  'width' => 1,
18320 
                },
18321 
                'to_register8_clr' => {
18322 
                  'attributes' => {
18323 
                    'domain' => '',
18324 
                    'group' => 1,
18325 
                    'isClr' => 1,
18326 
                    'is_floating_block' => 1,
18327 
                    'period' => 1,
18328 
                    'type' => 'logic',
18329 
                    'valid_bit_used' => 0,
18330 
                  },
18331 
                  'direction' => 'out',
18332 
                  'hdlType' => 'std_logic',
18333 
                  'width' => 1,
18334 
                },
18335 
                'to_register8_data_in' => {
18336 
                  'attributes' => {
18337 
                    'bin_pt' => 0,
18338 
                    'is_floating_block' => 1,
18339 
                    'must_be_hdl_vector' => 1,
18340 
                    'period' => 1,
18341 
                    'port_id' => 0,
18342 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register8/data_in',
18343 
                    'type' => 'Bool',
18344 
                  },
18345 
                  'direction' => 'out',
18346 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18347 
                  'width' => 1,
18348 
                },
18349 
                'to_register8_dout' => {
18350 
                  'attributes' => {
18351 
                    'bin_pt' => 0,
18352 
                    'is_floating_block' => 1,
18353 
                    'must_be_hdl_vector' => 1,
18354 
                    'period' => 1,
18355 
                    'port_id' => 0,
18356 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register8/dout',
18357 
                    'type' => 'Bool',
18358 
                  },
18359 
                  'direction' => 'in',
18360 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18361 
                  'width' => 1,
18362 
                },
18363 
                'to_register8_en' => {
18364 
                  'attributes' => {
18365 
                    'bin_pt' => 0,
18366 
                    'is_floating_block' => 1,
18367 
                    'must_be_hdl_vector' => 1,
18368 
                    'period' => 1,
18369 
                    'port_id' => 1,
18370 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register8/en',
18371 
                    'type' => 'Bool',
18372 
                  },
18373 
                  'direction' => 'out',
18374 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18375 
                  'width' => 1,
18376 
                },
18377 
                'to_register9_ce' => {
18378 
                  'attributes' => {
18379 
                    'domain' => '',
18380 
                    'group' => 1,
18381 
                    'isCe' => 1,
18382 
                    'is_floating_block' => 1,
18383 
                    'period' => 1,
18384 
                    'type' => 'logic',
18385 
                  },
18386 
                  'direction' => 'out',
18387 
                  'hdlType' => 'std_logic',
18388 
                  'width' => 1,
18389 
                },
18390 
                'to_register9_clk' => {
18391 
                  'attributes' => {
18392 
                    'domain' => '',
18393 
                    'group' => 1,
18394 
                    'isClk' => 1,
18395 
                    'is_floating_block' => 1,
18396 
                    'period' => 1,
18397 
                    'type' => 'logic',
18398 
                  },
18399 
                  'direction' => 'out',
18400 
                  'hdlType' => 'std_logic',
18401 
                  'width' => 1,
18402 
                },
18403 
                'to_register9_clr' => {
18404 
                  'attributes' => {
18405 
                    'domain' => '',
18406 
                    'group' => 1,
18407 
                    'isClr' => 1,
18408 
                    'is_floating_block' => 1,
18409 
                    'period' => 1,
18410 
                    'type' => 'logic',
18411 
                    'valid_bit_used' => 0,
18412 
                  },
18413 
                  'direction' => 'out',
18414 
                  'hdlType' => 'std_logic',
18415 
                  'width' => 1,
18416 
                },
18417 
                'to_register9_data_in' => {
18418 
                  'attributes' => {
18419 
                    'bin_pt' => 0,
18420 
                    'is_floating_block' => 1,
18421 
                    'must_be_hdl_vector' => 1,
18422 
                    'period' => 1,
18423 
                    'port_id' => 0,
18424 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register9/data_in',
18425 
                    'type' => 'UFix_32_0',
18426 
                  },
18427 
                  'direction' => 'out',
18428 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18429 
                  'width' => 32,
18430 
                },
18431 
                'to_register9_dout' => {
18432 
                  'attributes' => {
18433 
                    'bin_pt' => 0,
18434 
                    'is_floating_block' => 1,
18435 
                    'must_be_hdl_vector' => 1,
18436 
                    'period' => 1,
18437 
                    'port_id' => 0,
18438 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register9/dout',
18439 
                    'type' => 'UFix_32_0',
18440 
                  },
18441 
                  'direction' => 'in',
18442 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18443 
                  'width' => 32,
18444 
                },
18445 
                'to_register9_en' => {
18446 
                  'attributes' => {
18447 
                    'bin_pt' => 0,
18448 
                    'is_floating_block' => 1,
18449 
                    'must_be_hdl_vector' => 1,
18450 
                    'period' => 1,
18451 
                    'port_id' => 1,
18452 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register9/en',
18453 
                    'type' => 'Bool',
18454 
                  },
18455 
                  'direction' => 'out',
18456 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18457 
                  'width' => 1,
18458 
                },
18459 
              },
18460 
              'subblocks' => {
18461 
                'default_clock_driver_x0' => {
18462 
                  'connections' => {
18463 
                    'ce_1' => 'ce_1_sg',
18464 
                    'clk_1' => 'clk_1_sg',
18465 
                    'sysce' => [
18466 
                      'constant',
18467 
                      '\'1\'',
18468 
                    ],
18469 
                    'sysce_clr' => [
18470 
                      'constant',
18471 
                      '\'0\'',
18472 
                    ],
18473 
                    'sysclk' => 'clkNet',
18474 
                  },
18475 
                  'entity' => {
18476 
                    'attributes' => {
18477 
                      'domain' => 'default',
18478 
                      'hdlArchAttributes' => [
18479 
                        [
18480 
                          'syn_noprune',
18481 
                          'boolean',
18482 
                          'true',
18483 
                        ],
18484 
                        [
18485 
                          'optimize_primitives',
18486 
                          'boolean',
18487 
                          'false',
18488 
                        ],
18489 
                        [
18490 
                          'dont_touch',
18491 
                          'boolean',
18492 
                          'true',
18493 
                        ],
18494 
                      ],
18495 
                      'hdlEntityAttributes' => [
18496 
                      ],
18497 
                      'isClkDriver' => 1,
18498 
                    },
18499 
                    'entityName' => 'default_clock_driver',
18500 
                    'ports' => {
18501 
                      'ce_1' => {
18502 
                        'attributes' => {
18503 
                          'domain' => 'default',
18504 
                          'group' => 1,
18505 
                          'isCe' => 1,
18506 
                          'period' => 1,
18507 
                          'type' => 'logic',
18508 
                        },
18509 
                        'direction' => 'out',
18510 
                        'hdlType' => 'std_logic',
18511 
                        'width' => 1,
18512 
                      },
18513 
                      'clk_1' => {
18514 
                        'attributes' => {
18515 
                          'domain' => 'default',
18516 
                          'group' => 1,
18517 
                          'isClk' => 1,
18518 
                          'period' => 1,
18519 
                          'type' => 'logic',
18520 
                        },
18521 
                        'direction' => 'out',
18522 
                        'hdlType' => 'std_logic',
18523 
                        'width' => 1,
18524 
                      },
18525 
                      'sysce' => {
18526 
                        'attributes' => {
18527 
                          'group' => 4,
18528 
                          'isCe' => 1,
18529 
                          'period' => 1,
18530 
                        },
18531 
                        'direction' => 'in',
18532 
                        'hdlType' => 'std_logic',
18533 
                        'width' => 1,
18534 
                      },
18535 
                      'sysce_clr' => {
18536 
                        'attributes' => {
18537 
                          'group' => 4,
18538 
                          'isClr' => 1,
18539 
                          'period' => 1,
18540 
                        },
18541 
                        'direction' => 'in',
18542 
                        'hdlType' => 'std_logic',
18543 
                        'width' => 1,
18544 
                      },
18545 
                      'sysclk' => {
18546 
                        'attributes' => {
18547 
                          'group' => 4,
18548 
                          'isClk' => 1,
18549 
                          'period' => 1,
18550 
                        },
18551 
                        'direction' => 'in',
18552 
                        'hdlType' => 'std_logic',
18553 
                        'width' => 1,
18554 
                      },
18555 
                    },
18556 
                  },
18557 
                  'entityName' => 'default_clock_driver',
18558 
                },
18559 
                'inout_logic_x0' => {
18560 
                  'connections' => {
18561 
                    'data_in' => 'debug_in_2i_net_x0',
18562 
                    'data_in_x0' => 'reg04_tv_net_x0',
18563 
                    'data_in_x1' => 'reg04_td_net_x0',
18564 
                    'data_in_x10' => 'debug_in_3i_net_x0',
18565 
                    'data_in_x11' => 'debug_in_4i_net_x0',
18566 
                    'data_in_x12' => 'reg09_tv_net_x0',
18567 
                    'data_in_x13' => 'reg09_td_net_x0',
18568 
                    'data_in_x14' => 'reg10_tv_net_x0',
18569 
                    'data_in_x15' => 'reg10_td_net_x0',
18570 
                    'data_in_x16' => 'reg08_tv_net_x0',
18571 
                    'data_in_x17' => 'reg08_td_net_x0',
18572 
                    'data_in_x18' => 'reg11_tv_net_x0',
18573 
                    'data_in_x19' => 'reg11_td_net_x0',
18574 
                    'data_in_x2' => 'reg05_tv_net_x0',
18575 
                    'data_in_x20' => 'reg12_tv_net_x0',
18576 
                    'data_in_x21' => 'reg01_tv_net_x0',
18577 
                    'data_in_x22' => 'reg12_td_net_x0',
18578 
                    'data_in_x23' => 'reg13_tv_net_x0',
18579 
                    'data_in_x24' => 'reg13_td_net_x0',
18580 
                    'data_in_x25' => 'reg14_tv_net_x0',
18581 
                    'data_in_x26' => 'reg14_td_net_x0',
18582 
                    'data_in_x27' => 'reg02_tv_net_x0',
18583 
                    'data_in_x28' => 'reg02_td_net_x0',
18584 
                    'data_in_x29' => 'debug_in_1i_net_x0',
18585 
                    'data_in_x3' => 'reg05_td_net_x0',
18586 
                    'data_in_x30' => 'reg01_td_net_x0',
18587 
                    'data_in_x31' => 'reg03_tv_net_x0',
18588 
                    'data_in_x32' => 'reg03_td_net_x0',
18589 
                    'data_in_x4' => 'reg06_tv_net_x0',
18590 
                    'data_in_x5' => 'reg06_td_net_x0',
18591 
                    'data_in_x6' => 'reg07_tv_net_x0',
18592 
                    'data_in_x7' => 'reg07_td_net_x0',
18593 
                    'data_in_x8' => 'dma_host2board_busy_net_x0',
18594 
                    'data_in_x9' => 'dma_host2board_done_net_x0',
18595 
                    'data_out' => 'from_register1_data_out_net',
18596 
                    'data_out_x0' => 'from_register10_data_out_net',
18597 
                    'data_out_x1' => 'from_register11_data_out_net',
18598 
                    'data_out_x10' => 'from_register2_data_out_net',
18599 
                    'data_out_x11' => 'from_register20_data_out_net',
18600 
                    'data_out_x12' => 'from_register21_data_out_net',
18601 
                    'data_out_x13' => 'from_register22_data_out_net',
18602 
                    'data_out_x14' => 'from_register23_data_out_net',
18603 
                    'data_out_x15' => 'from_register24_data_out_net',
18604 
                    'data_out_x16' => 'from_register25_data_out_net',
18605 
                    'data_out_x17' => 'from_register26_data_out_net',
18606 
                    'data_out_x18' => 'from_register27_data_out_net',
18607 
                    'data_out_x19' => 'from_register28_data_out_net',
18608 
                    'data_out_x2' => 'from_register12_data_out_net',
18609 
                    'data_out_x20' => 'from_register3_data_out_net',
18610 
                    'data_out_x21' => 'from_register4_data_out_net',
18611 
                    'data_out_x22' => 'from_register5_data_out_net',
18612 
                    'data_out_x23' => 'from_register6_data_out_net',
18613 
                    'data_out_x24' => 'from_register7_data_out_net',
18614 
                    'data_out_x25' => 'from_register8_data_out_net',
18615 
                    'data_out_x26' => 'from_register9_data_out_net',
18616 
                    'data_out_x3' => 'from_register13_data_out_net',
18617 
                    'data_out_x4' => 'from_register14_data_out_net',
18618 
                    'data_out_x5' => 'from_register15_data_out_net',
18619 
                    'data_out_x6' => 'from_register16_data_out_net',
18620 
                    'data_out_x7' => 'from_register17_data_out_net',
18621 
                    'data_out_x8' => 'from_register18_data_out_net',
18622 
                    'data_out_x9' => 'from_register19_data_out_net',
18623 
                    'debug_in_1i' => 'debug_in_1i_net',
18624 
                    'debug_in_2i' => 'debug_in_2i_net',
18625 
                    'debug_in_3i' => 'debug_in_3i_net',
18626 
                    'debug_in_4i' => 'debug_in_4i_net',
18627 
                    'dma_host2board_busy' => 'dma_host2board_busy_net',
18628 
                    'dma_host2board_done' => 'dma_host2board_done_net',
18629 
                    'en' => 'constant5_op_net_x0',
18630 
                    'en_x0' => 'constant5_op_net_x1',
18631 
                    'en_x1' => 'constant5_op_net_x2',
18632 
                    'en_x10' => 'constant5_op_net_x11',
18633 
                    'en_x11' => 'constant5_op_net_x12',
18634 
                    'en_x12' => 'constant1_op_net_x0',
18635 
                    'en_x13' => 'constant1_op_net_x1',
18636 
                    'en_x14' => 'constant1_op_net_x2',
18637 
                    'en_x15' => 'constant1_op_net_x3',
18638 
                    'en_x16' => 'constant1_op_net_x4',
18639 
                    'en_x17' => 'constant1_op_net_x5',
18640 
                    'en_x18' => 'constant1_op_net_x6',
18641 
                    'en_x19' => 'constant1_op_net_x7',
18642 
                    'en_x2' => 'constant5_op_net_x3',
18643 
                    'en_x20' => 'constant1_op_net_x8',
18644 
                    'en_x21' => 'constant5_op_net_x13',
18645 
                    'en_x22' => 'constant1_op_net_x9',
18646 
                    'en_x23' => 'constant1_op_net_x10',
18647 
                    'en_x24' => 'constant1_op_net_x11',
18648 
                    'en_x25' => 'constant1_op_net_x12',
18649 
                    'en_x26' => 'constant1_op_net_x13',
18650 
                    'en_x27' => 'constant5_op_net_x14',
18651 
                    'en_x28' => 'constant5_op_net_x15',
18652 
                    'en_x29' => 'constant5_op_net_x16',
18653 
                    'en_x3' => 'constant5_op_net_x4',
18654 
                    'en_x30' => 'constant5_op_net_x17',
18655 
                    'en_x31' => 'constant5_op_net_x18',
18656 
                    'en_x32' => 'constant5_op_net_x19',
18657 
                    'en_x4' => 'constant5_op_net_x5',
18658 
                    'en_x5' => 'constant5_op_net_x6',
18659 
                    'en_x6' => 'constant5_op_net_x7',
18660 
                    'en_x7' => 'constant5_op_net_x8',
18661 
                    'en_x8' => 'constant5_op_net_x9',
18662 
                    'en_x9' => 'constant5_op_net_x10',
18663 
                    'reg01_rd' => 'from_register3_data_out_net_x0',
18664 
                    'reg01_rv' => 'from_register1_data_out_net_x0',
18665 
                    'reg01_td' => 'reg01_td_net',
18666 
                    'reg01_tv' => 'reg01_tv_net',
18667 
                    'reg02_rd' => 'from_register5_data_out_net_x0',
18668 
                    'reg02_rv' => 'from_register2_data_out_net_x0',
18669 
                    'reg02_td' => 'reg02_td_net',
18670 
                    'reg02_tv' => 'reg02_tv_net',
18671 
                    'reg03_rd' => 'from_register7_data_out_net_x0',
18672 
                    'reg03_rv' => 'from_register6_data_out_net_x0',
18673 
                    'reg03_td' => 'reg03_td_net',
18674 
                    'reg03_tv' => 'reg03_tv_net',
18675 
                    'reg04_rd' => 'from_register8_data_out_net_x0',
18676 
                    'reg04_rv' => 'from_register4_data_out_net_x0',
18677 
                    'reg04_td' => 'reg04_td_net',
18678 
                    'reg04_tv' => 'reg04_tv_net',
18679 
                    'reg05_rd' => 'from_register10_data_out_net_x0',
18680 
                    'reg05_rv' => 'from_register9_data_out_net_x0',
18681 
                    'reg05_td' => 'reg05_td_net',
18682 
                    'reg05_tv' => 'reg05_tv_net',
18683 
                    'reg06_rd' => 'from_register11_data_out_net_x0',
18684 
                    'reg06_rv' => 'from_register12_data_out_net_x0',
18685 
                    'reg06_td' => 'reg06_td_net',
18686 
                    'reg06_tv' => 'reg06_tv_net',
18687 
                    'reg07_rd' => 'from_register13_data_out_net_x0',
18688 
                    'reg07_rv' => 'from_register14_data_out_net_x0',
18689 
                    'reg07_td' => 'reg07_td_net',
18690 
                    'reg07_tv' => 'reg07_tv_net',
18691 
                    'reg08_rd' => 'from_register15_data_out_net_x0',
18692 
                    'reg08_rv' => 'from_register16_data_out_net_x0',
18693 
                    'reg08_td' => 'reg08_td_net',
18694 
                    'reg08_tv' => 'reg08_tv_net',
18695 
                    'reg09_rd' => 'from_register17_data_out_net_x0',
18696 
                    'reg09_rv' => 'from_register18_data_out_net_x0',
18697 
                    'reg09_td' => 'reg09_td_net',
18698 
                    'reg09_tv' => 'reg09_tv_net',
18699 
                    'reg10_rd' => 'from_register19_data_out_net_x0',
18700 
                    'reg10_rv' => 'from_register20_data_out_net_x0',
18701 
                    'reg10_td' => 'reg10_td_net',
18702 
                    'reg10_tv' => 'reg10_tv_net',
18703 
                    'reg11_rd' => 'from_register21_data_out_net_x0',
18704 
                    'reg11_rv' => 'from_register22_data_out_net_x0',
18705 
                    'reg11_td' => 'reg11_td_net',
18706 
                    'reg11_tv' => 'reg11_tv_net',
18707 
                    'reg12_rd' => 'from_register23_data_out_net_x0',
18708 
                    'reg12_rv' => 'from_register24_data_out_net_x0',
18709 
                    'reg12_td' => 'reg12_td_net',
18710 
                    'reg12_tv' => 'reg12_tv_net',
18711 
                    'reg13_rd' => 'from_register25_data_out_net_x0',
18712 
                    'reg13_rv' => 'from_register26_data_out_net_x0',
18713 
                    'reg13_td' => 'reg13_td_net',
18714 
                    'reg13_tv' => 'reg13_tv_net',
18715 
                    'reg14_rd' => 'from_register27_data_out_net_x0',
18716 
                    'reg14_rv' => 'from_register28_data_out_net_x0',
18717 
                    'reg14_td' => 'reg14_td_net',
18718 
                    'reg14_tv' => 'reg14_tv_net',
18719 
                  },
18720 
                  'entity' => {
18721 
                    'attributes' => {
18722 
                      'entityAlreadyNetlisted' => 1,
18723 
                      'hdlKind' => 'vhdl',
18724 
                      'isDesign' => 1,
18725 
                      'simulinkName' => 'INOUT_LOGIC',
18726 
                    },
18727 
                    'entityName' => 'inout_logic',
18728 
                    'ports' => {
18729 
                      'data_in' => {
18730 
                        'attributes' => {
18731 
                          'bin_pt' => 0,
18732 
                          'is_floating_block' => 1,
18733 
                          'must_be_hdl_vector' => 1,
18734 
                          'period' => 1,
18735 
                          'port_id' => 0,
18736 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18737 
                          'type' => 'UFix_32_0',
18738 
                        },
18739 
                        'direction' => 'out',
18740 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18741 
                        'width' => 32,
18742 
                      },
18743 
                      'data_in_x0' => {
18744 
                        'attributes' => {
18745 
                          'bin_pt' => 0,
18746 
                          'is_floating_block' => 1,
18747 
                          'must_be_hdl_vector' => 1,
18748 
                          'period' => 1,
18749 
                          'port_id' => 0,
18750 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18751 
                          'type' => 'Bool',
18752 
                        },
18753 
                        'direction' => 'out',
18754 
                        'hdlType' => 'std_logic',
18755 
                        'width' => 1,
18756 
                      },
18757 
                      'data_in_x1' => {
18758 
                        'attributes' => {
18759 
                          'bin_pt' => 0,
18760 
                          'is_floating_block' => 1,
18761 
                          'must_be_hdl_vector' => 1,
18762 
                          'period' => 1,
18763 
                          'port_id' => 0,
18764 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18765 
                          'type' => 'UFix_32_0',
18766 
                        },
18767 
                        'direction' => 'out',
18768 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18769 
                        'width' => 32,
18770 
                      },
18771 
                      'data_in_x10' => {
18772 
                        'attributes' => {
18773 
                          'bin_pt' => 0,
18774 
                          'is_floating_block' => 1,
18775 
                          'must_be_hdl_vector' => 1,
18776 
                          'period' => 1,
18777 
                          'port_id' => 0,
18778 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18779 
                          'type' => 'UFix_32_0',
18780 
                        },
18781 
                        'direction' => 'out',
18782 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18783 
                        'width' => 32,
18784 
                      },
18785 
                      'data_in_x11' => {
18786 
                        'attributes' => {
18787 
                          'bin_pt' => 0,
18788 
                          'is_floating_block' => 1,
18789 
                          'must_be_hdl_vector' => 1,
18790 
                          'period' => 1,
18791 
                          'port_id' => 0,
18792 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18793 
                          'type' => 'UFix_32_0',
18794 
                        },
18795 
                        'direction' => 'out',
18796 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18797 
                        'width' => 32,
18798 
                      },
18799 
                      'data_in_x12' => {
18800 
                        'attributes' => {
18801 
                          'bin_pt' => 0,
18802 
                          'is_floating_block' => 1,
18803 
                          'must_be_hdl_vector' => 1,
18804 
                          'period' => 1,
18805 
                          'port_id' => 0,
18806 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18807 
                          'type' => 'Bool',
18808 
                        },
18809 
                        'direction' => 'out',
18810 
                        'hdlType' => 'std_logic',
18811 
                        'width' => 1,
18812 
                      },
18813 
                      'data_in_x13' => {
18814 
                        'attributes' => {
18815 
                          'bin_pt' => 0,
18816 
                          'is_floating_block' => 1,
18817 
                          'must_be_hdl_vector' => 1,
18818 
                          'period' => 1,
18819 
                          'port_id' => 0,
18820 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18821 
                          'type' => 'UFix_32_0',
18822 
                        },
18823 
                        'direction' => 'out',
18824 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18825 
                        'width' => 32,
18826 
                      },
18827 
                      'data_in_x14' => {
18828 
                        'attributes' => {
18829 
                          'bin_pt' => 0,
18830 
                          'is_floating_block' => 1,
18831 
                          'must_be_hdl_vector' => 1,
18832 
                          'period' => 1,
18833 
                          'port_id' => 0,
18834 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18835 
                          'type' => 'Bool',
18836 
                        },
18837 
                        'direction' => 'out',
18838 
                        'hdlType' => 'std_logic',
18839 
                        'width' => 1,
18840 
                      },
18841 
                      'data_in_x15' => {
18842 
                        'attributes' => {
18843 
                          'bin_pt' => 0,
18844 
                          'is_floating_block' => 1,
18845 
                          'must_be_hdl_vector' => 1,
18846 
                          'period' => 1,
18847 
                          'port_id' => 0,
18848 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18849 
                          'type' => 'UFix_32_0',
18850 
                        },
18851 
                        'direction' => 'out',
18852 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18853 
                        'width' => 32,
18854 
                      },
18855 
                      'data_in_x16' => {
18856 
                        'attributes' => {
18857 
                          'bin_pt' => 0,
18858 
                          'is_floating_block' => 1,
18859 
                          'must_be_hdl_vector' => 1,
18860 
                          'period' => 1,
18861 
                          'port_id' => 0,
18862 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18863 
                          'type' => 'Bool',
18864 
                        },
18865 
                        'direction' => 'out',
18866 
                        'hdlType' => 'std_logic',
18867 
                        'width' => 1,
18868 
                      },
18869 
                      'data_in_x17' => {
18870 
                        'attributes' => {
18871 
                          'bin_pt' => 0,
18872 
                          'is_floating_block' => 1,
18873 
                          'must_be_hdl_vector' => 1,
18874 
                          'period' => 1,
18875 
                          'port_id' => 0,
18876 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18877 
                          'type' => 'UFix_32_0',
18878 
                        },
18879 
                        'direction' => 'out',
18880 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18881 
                        'width' => 32,
18882 
                      },
18883 
                      'data_in_x18' => {
18884 
                        'attributes' => {
18885 
                          'bin_pt' => 0,
18886 
                          'is_floating_block' => 1,
18887 
                          'must_be_hdl_vector' => 1,
18888 
                          'period' => 1,
18889 
                          'port_id' => 0,
18890 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18891 
                          'type' => 'Bool',
18892 
                        },
18893 
                        'direction' => 'out',
18894 
                        'hdlType' => 'std_logic',
18895 
                        'width' => 1,
18896 
                      },
18897 
                      'data_in_x19' => {
18898 
                        'attributes' => {
18899 
                          'bin_pt' => 0,
18900 
                          'is_floating_block' => 1,
18901 
                          'must_be_hdl_vector' => 1,
18902 
                          'period' => 1,
18903 
                          'port_id' => 0,
18904 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18905 
                          'type' => 'UFix_32_0',
18906 
                        },
18907 
                        'direction' => 'out',
18908 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18909 
                        'width' => 32,
18910 
                      },
18911 
                      'data_in_x2' => {
18912 
                        'attributes' => {
18913 
                          'bin_pt' => 0,
18914 
                          'is_floating_block' => 1,
18915 
                          'must_be_hdl_vector' => 1,
18916 
                          'period' => 1,
18917 
                          'port_id' => 0,
18918 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18919 
                          'type' => 'Bool',
18920 
                        },
18921 
                        'direction' => 'out',
18922 
                        'hdlType' => 'std_logic',
18923 
                        'width' => 1,
18924 
                      },
18925 
                      'data_in_x20' => {
18926 
                        'attributes' => {
18927 
                          'bin_pt' => 0,
18928 
                          'is_floating_block' => 1,
18929 
                          'must_be_hdl_vector' => 1,
18930 
                          'period' => 1,
18931 
                          'port_id' => 0,
18932 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18933 
                          'type' => 'Bool',
18934 
                        },
18935 
                        'direction' => 'out',
18936 
                        'hdlType' => 'std_logic',
18937 
                        'width' => 1,
18938 
                      },
18939 
                      'data_in_x21' => {
18940 
                        'attributes' => {
18941 
                          'bin_pt' => 0,
18942 
                          'is_floating_block' => 1,
18943 
                          'must_be_hdl_vector' => 1,
18944 
                          'period' => 1,
18945 
                          'port_id' => 0,
18946 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18947 
                          'type' => 'Bool',
18948 
                        },
18949 
                        'direction' => 'out',
18950 
                        'hdlType' => 'std_logic',
18951 
                        'width' => 1,
18952 
                      },
18953 
                      'data_in_x22' => {
18954 
                        'attributes' => {
18955 
                          'bin_pt' => 0,
18956 
                          'is_floating_block' => 1,
18957 
                          'must_be_hdl_vector' => 1,
18958 
                          'period' => 1,
18959 
                          'port_id' => 0,
18960 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18961 
                          'type' => 'UFix_32_0',
18962 
                        },
18963 
                        'direction' => 'out',
18964 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18965 
                        'width' => 32,
18966 
                      },
18967 
                      'data_in_x23' => {
18968 
                        'attributes' => {
18969 
                          'bin_pt' => 0,
18970 
                          'is_floating_block' => 1,
18971 
                          'must_be_hdl_vector' => 1,
18972 
                          'period' => 1,
18973 
                          'port_id' => 0,
18974 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18975 
                          'type' => 'Bool',
18976 
                        },
18977 
                        'direction' => 'out',
18978 
                        'hdlType' => 'std_logic',
18979 
                        'width' => 1,
18980 
                      },
18981 
                      'data_in_x24' => {
18982 
                        'attributes' => {
18983 
                          'bin_pt' => 0,
18984 
                          'is_floating_block' => 1,
18985 
                          'must_be_hdl_vector' => 1,
18986 
                          'period' => 1,
18987 
                          'port_id' => 0,
18988 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18989 
                          'type' => 'UFix_32_0',
18990 
                        },
18991 
                        'direction' => 'out',
18992 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18993 
                        'width' => 32,
18994 
                      },
18995 
                      'data_in_x25' => {
18996 
                        'attributes' => {
18997 
                          'bin_pt' => 0,
18998 
                          'is_floating_block' => 1,
18999 
                          'must_be_hdl_vector' => 1,
19000 
                          'period' => 1,
19001 
                          'port_id' => 0,
19002 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19003 
                          'type' => 'Bool',
19004 
                        },
19005 
                        'direction' => 'out',
19006 
                        'hdlType' => 'std_logic',
19007 
                        'width' => 1,
19008 
                      },
19009 
                      'data_in_x26' => {
19010 
                        'attributes' => {
19011 
                          'bin_pt' => 0,
19012 
                          'is_floating_block' => 1,
19013 
                          'must_be_hdl_vector' => 1,
19014 
                          'period' => 1,
19015 
                          'port_id' => 0,
19016 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19017 
                          'type' => 'UFix_32_0',
19018 
                        },
19019 
                        'direction' => 'out',
19020 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19021 
                        'width' => 32,
19022 
                      },
19023 
                      'data_in_x27' => {
19024 
                        'attributes' => {
19025 
                          'bin_pt' => 0,
19026 
                          'is_floating_block' => 1,
19027 
                          'must_be_hdl_vector' => 1,
19028 
                          'period' => 1,
19029 
                          'port_id' => 0,
19030 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19031 
                          'type' => 'Bool',
19032 
                        },
19033 
                        'direction' => 'out',
19034 
                        'hdlType' => 'std_logic',
19035 
                        'width' => 1,
19036 
                      },
19037 
                      'data_in_x28' => {
19038 
                        'attributes' => {
19039 
                          'bin_pt' => 0,
19040 
                          'is_floating_block' => 1,
19041 
                          'must_be_hdl_vector' => 1,
19042 
                          'period' => 1,
19043 
                          'port_id' => 0,
19044 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19045 
                          'type' => 'UFix_32_0',
19046 
                        },
19047 
                        'direction' => 'out',
19048 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19049 
                        'width' => 32,
19050 
                      },
19051 
                      'data_in_x29' => {
19052 
                        'attributes' => {
19053 
                          'bin_pt' => 0,
19054 
                          'is_floating_block' => 1,
19055 
                          'must_be_hdl_vector' => 1,
19056 
                          'period' => 1,
19057 
                          'port_id' => 0,
19058 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19059 
                          'type' => 'UFix_32_0',
19060 
                        },
19061 
                        'direction' => 'out',
19062 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19063 
                        'width' => 32,
19064 
                      },
19065 
                      'data_in_x3' => {
19066 
                        'attributes' => {
19067 
                          'bin_pt' => 0,
19068 
                          'is_floating_block' => 1,
19069 
                          'must_be_hdl_vector' => 1,
19070 
                          'period' => 1,
19071 
                          'port_id' => 0,
19072 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19073 
                          'type' => 'UFix_32_0',
19074 
                        },
19075 
                        'direction' => 'out',
19076 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19077 
                        'width' => 32,
19078 
                      },
19079 
                      'data_in_x30' => {
19080 
                        'attributes' => {
19081 
                          'bin_pt' => 0,
19082 
                          'is_floating_block' => 1,
19083 
                          'must_be_hdl_vector' => 1,
19084 
                          'period' => 1,
19085 
                          'port_id' => 0,
19086 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19087 
                          'type' => 'UFix_32_0',
19088 
                        },
19089 
                        'direction' => 'out',
19090 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19091 
                        'width' => 32,
19092 
                      },
19093 
                      'data_in_x31' => {
19094 
                        'attributes' => {
19095 
                          'bin_pt' => 0,
19096 
                          'is_floating_block' => 1,
19097 
                          'must_be_hdl_vector' => 1,
19098 
                          'period' => 1,
19099 
                          'port_id' => 0,
19100 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19101 
                          'type' => 'Bool',
19102 
                        },
19103 
                        'direction' => 'out',
19104 
                        'hdlType' => 'std_logic',
19105 
                        'width' => 1,
19106 
                      },
19107 
                      'data_in_x32' => {
19108 
                        'attributes' => {
19109 
                          'bin_pt' => 0,
19110 
                          'is_floating_block' => 1,
19111 
                          'must_be_hdl_vector' => 1,
19112 
                          'period' => 1,
19113 
                          'port_id' => 0,
19114 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19115 
                          'type' => 'UFix_32_0',
19116 
                        },
19117 
                        'direction' => 'out',
19118 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19119 
                        'width' => 32,
19120 
                      },
19121 
                      'data_in_x4' => {
19122 
                        'attributes' => {
19123 
                          'bin_pt' => 0,
19124 
                          'is_floating_block' => 1,
19125 
                          'must_be_hdl_vector' => 1,
19126 
                          'period' => 1,
19127 
                          'port_id' => 0,
19128 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19129 
                          'type' => 'Bool',
19130 
                        },
19131 
                        'direction' => 'out',
19132 
                        'hdlType' => 'std_logic',
19133 
                        'width' => 1,
19134 
                      },
19135 
                      'data_in_x5' => {
19136 
                        'attributes' => {
19137 
                          'bin_pt' => 0,
19138 
                          'is_floating_block' => 1,
19139 
                          'must_be_hdl_vector' => 1,
19140 
                          'period' => 1,
19141 
                          'port_id' => 0,
19142 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19143 
                          'type' => 'UFix_32_0',
19144 
                        },
19145 
                        'direction' => 'out',
19146 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19147 
                        'width' => 32,
19148 
                      },
19149 
                      'data_in_x6' => {
19150 
                        'attributes' => {
19151 
                          'bin_pt' => 0,
19152 
                          'is_floating_block' => 1,
19153 
                          'must_be_hdl_vector' => 1,
19154 
                          'period' => 1,
19155 
                          'port_id' => 0,
19156 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19157 
                          'type' => 'Bool',
19158 
                        },
19159 
                        'direction' => 'out',
19160 
                        'hdlType' => 'std_logic',
19161 
                        'width' => 1,
19162 
                      },
19163 
                      'data_in_x7' => {
19164 
                        'attributes' => {
19165 
                          'bin_pt' => 0,
19166 
                          'is_floating_block' => 1,
19167 
                          'must_be_hdl_vector' => 1,
19168 
                          'period' => 1,
19169 
                          'port_id' => 0,
19170 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19171 
                          'type' => 'UFix_32_0',
19172 
                        },
19173 
                        'direction' => 'out',
19174 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19175 
                        'width' => 32,
19176 
                      },
19177 
                      'data_in_x8' => {
19178 
                        'attributes' => {
19179 
                          'bin_pt' => 0,
19180 
                          'is_floating_block' => 1,
19181 
                          'must_be_hdl_vector' => 1,
19182 
                          'period' => 1,
19183 
                          'port_id' => 0,
19184 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19185 
                          'type' => 'UFix_1_0',
19186 
                        },
19187 
                        'direction' => 'out',
19188 
                        'hdlType' => 'std_logic',
19189 
                        'width' => 1,
19190 
                      },
19191 
                      'data_in_x9' => {
19192 
                        'attributes' => {
19193 
                          'bin_pt' => 0,
19194 
                          'is_floating_block' => 1,
19195 
                          'must_be_hdl_vector' => 1,
19196 
                          'period' => 1,
19197 
                          'port_id' => 0,
19198 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19199 
                          'type' => 'UFix_1_0',
19200 
                        },
19201 
                        'direction' => 'out',
19202 
                        'hdlType' => 'std_logic',
19203 
                        'width' => 1,
19204 
                      },
19205 
                      'data_out' => {
19206 
                        'attributes' => {
19207 
                          'bin_pt' => 0,
19208 
                          'is_floating_block' => 1,
19209 
                          'must_be_hdl_vector' => 1,
19210 
                          'period' => 1,
19211 
                          'port_id' => 0,
19212 
                          'simulinkName' => 'INOUT_LOGIC/From Register1',
19213 
                          'type' => 'UFix_1_0',
19214 
                        },
19215 
                        'direction' => 'in',
19216 
                        'hdlType' => 'std_logic',
19217 
                        'width' => 1,
19218 
                      },
19219 
                      'data_out_x0' => {
19220 
                        'attributes' => {
19221 
                          'bin_pt' => 0,
19222 
                          'is_floating_block' => 1,
19223 
                          'must_be_hdl_vector' => 1,
19224 
                          'period' => 1,
19225 
                          'port_id' => 0,
19226 
                          'simulinkName' => 'INOUT_LOGIC/From Register10',
19227 
                          'type' => 'UFix_32_0',
19228 
                        },
19229 
                        'direction' => 'in',
19230 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19231 
                        'width' => 32,
19232 
                      },
19233 
                      'data_out_x1' => {
19234 
                        'attributes' => {
19235 
                          'bin_pt' => 0,
19236 
                          'is_floating_block' => 1,
19237 
                          'must_be_hdl_vector' => 1,
19238 
                          'period' => 1,
19239 
                          'port_id' => 0,
19240 
                          'simulinkName' => 'INOUT_LOGIC/From Register11',
19241 
                          'type' => 'UFix_32_0',
19242 
                        },
19243 
                        'direction' => 'in',
19244 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19245 
                        'width' => 32,
19246 
                      },
19247 
                      'data_out_x10' => {
19248 
                        'attributes' => {
19249 
                          'bin_pt' => 0,
19250 
                          'is_floating_block' => 1,
19251 
                          'must_be_hdl_vector' => 1,
19252 
                          'period' => 1,
19253 
                          'port_id' => 0,
19254 
                          'simulinkName' => 'INOUT_LOGIC/From Register2',
19255 
                          'type' => 'UFix_1_0',
19256 
                        },
19257 
                        'direction' => 'in',
19258 
                        'hdlType' => 'std_logic',
19259 
                        'width' => 1,
19260 
                      },
19261 
                      'data_out_x11' => {
19262 
                        'attributes' => {
19263 
                          'bin_pt' => 0,
19264 
                          'is_floating_block' => 1,
19265 
                          'must_be_hdl_vector' => 1,
19266 
                          'period' => 1,
19267 
                          'port_id' => 0,
19268 
                          'simulinkName' => 'INOUT_LOGIC/From Register20',
19269 
                          'type' => 'UFix_1_0',
19270 
                        },
19271 
                        'direction' => 'in',
19272 
                        'hdlType' => 'std_logic',
19273 
                        'width' => 1,
19274 
                      },
19275 
                      'data_out_x12' => {
19276 
                        'attributes' => {
19277 
                          'bin_pt' => 0,
19278 
                          'is_floating_block' => 1,
19279 
                          'must_be_hdl_vector' => 1,
19280 
                          'period' => 1,
19281 
                          'port_id' => 0,
19282 
                          'simulinkName' => 'INOUT_LOGIC/From Register21',
19283 
                          'type' => 'UFix_32_0',
19284 
                        },
19285 
                        'direction' => 'in',
19286 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19287 
                        'width' => 32,
19288 
                      },
19289 
                      'data_out_x13' => {
19290 
                        'attributes' => {
19291 
                          'bin_pt' => 0,
19292 
                          'is_floating_block' => 1,
19293 
                          'must_be_hdl_vector' => 1,
19294 
                          'period' => 1,
19295 
                          'port_id' => 0,
19296 
                          'simulinkName' => 'INOUT_LOGIC/From Register22',
19297 
                          'type' => 'UFix_1_0',
19298 
                        },
19299 
                        'direction' => 'in',
19300 
                        'hdlType' => 'std_logic',
19301 
                        'width' => 1,
19302 
                      },
19303 
                      'data_out_x14' => {
19304 
                        'attributes' => {
19305 
                          'bin_pt' => 0,
19306 
                          'is_floating_block' => 1,
19307 
                          'must_be_hdl_vector' => 1,
19308 
                          'period' => 1,
19309 
                          'port_id' => 0,
19310 
                          'simulinkName' => 'INOUT_LOGIC/From Register23',
19311 
                          'type' => 'UFix_32_0',
19312 
                        },
19313 
                        'direction' => 'in',
19314 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19315 
                        'width' => 32,
19316 
                      },
19317 
                      'data_out_x15' => {
19318 
                        'attributes' => {
19319 
                          'bin_pt' => 0,
19320 
                          'is_floating_block' => 1,
19321 
                          'must_be_hdl_vector' => 1,
19322 
                          'period' => 1,
19323 
                          'port_id' => 0,
19324 
                          'simulinkName' => 'INOUT_LOGIC/From Register24',
19325 
                          'type' => 'UFix_1_0',
19326 
                        },
19327 
                        'direction' => 'in',
19328 
                        'hdlType' => 'std_logic',
19329 
                        'width' => 1,
19330 
                      },
19331 
                      'data_out_x16' => {
19332 
                        'attributes' => {
19333 
                          'bin_pt' => 0,
19334 
                          'is_floating_block' => 1,
19335 
                          'must_be_hdl_vector' => 1,
19336 
                          'period' => 1,
19337 
                          'port_id' => 0,
19338 
                          'simulinkName' => 'INOUT_LOGIC/From Register25',
19339 
                          'type' => 'UFix_32_0',
19340 
                        },
19341 
                        'direction' => 'in',
19342 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19343 
                        'width' => 32,
19344 
                      },
19345 
                      'data_out_x17' => {
19346 
                        'attributes' => {
19347 
                          'bin_pt' => 0,
19348 
                          'is_floating_block' => 1,
19349 
                          'must_be_hdl_vector' => 1,
19350 
                          'period' => 1,
19351 
                          'port_id' => 0,
19352 
                          'simulinkName' => 'INOUT_LOGIC/From Register26',
19353 
                          'type' => 'UFix_1_0',
19354 
                        },
19355 
                        'direction' => 'in',
19356 
                        'hdlType' => 'std_logic',
19357 
                        'width' => 1,
19358 
                      },
19359 
                      'data_out_x18' => {
19360 
                        'attributes' => {
19361 
                          'bin_pt' => 0,
19362 
                          'is_floating_block' => 1,
19363 
                          'must_be_hdl_vector' => 1,
19364 
                          'period' => 1,
19365 
                          'port_id' => 0,
19366 
                          'simulinkName' => 'INOUT_LOGIC/From Register27',
19367 
                          'type' => 'UFix_32_0',
19368 
                        },
19369 
                        'direction' => 'in',
19370 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19371 
                        'width' => 32,
19372 
                      },
19373 
                      'data_out_x19' => {
19374 
                        'attributes' => {
19375 
                          'bin_pt' => 0,
19376 
                          'is_floating_block' => 1,
19377 
                          'must_be_hdl_vector' => 1,
19378 
                          'period' => 1,
19379 
                          'port_id' => 0,
19380 
                          'simulinkName' => 'INOUT_LOGIC/From Register28',
19381 
                          'type' => 'UFix_1_0',
19382 
                        },
19383 
                        'direction' => 'in',
19384 
                        'hdlType' => 'std_logic',
19385 
                        'width' => 1,
19386 
                      },
19387 
                      'data_out_x2' => {
19388 
                        'attributes' => {
19389 
                          'bin_pt' => 0,
19390 
                          'is_floating_block' => 1,
19391 
                          'must_be_hdl_vector' => 1,
19392 
                          'period' => 1,
19393 
                          'port_id' => 0,
19394 
                          'simulinkName' => 'INOUT_LOGIC/From Register12',
19395 
                          'type' => 'UFix_1_0',
19396 
                        },
19397 
                        'direction' => 'in',
19398 
                        'hdlType' => 'std_logic',
19399 
                        'width' => 1,
19400 
                      },
19401 
                      'data_out_x20' => {
19402 
                        'attributes' => {
19403 
                          'bin_pt' => 0,
19404 
                          'is_floating_block' => 1,
19405 
                          'must_be_hdl_vector' => 1,
19406 
                          'period' => 1,
19407 
                          'port_id' => 0,
19408 
                          'simulinkName' => 'INOUT_LOGIC/From Register3',
19409 
                          'type' => 'UFix_32_0',
19410 
                        },
19411 
                        'direction' => 'in',
19412 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19413 
                        'width' => 32,
19414 
                      },
19415 
                      'data_out_x21' => {
19416 
                        'attributes' => {
19417 
                          'bin_pt' => 0,
19418 
                          'is_floating_block' => 1,
19419 
                          'must_be_hdl_vector' => 1,
19420 
                          'period' => 1,
19421 
                          'port_id' => 0,
19422 
                          'simulinkName' => 'INOUT_LOGIC/From Register4',
19423 
                          'type' => 'UFix_1_0',
19424 
                        },
19425 
                        'direction' => 'in',
19426 
                        'hdlType' => 'std_logic',
19427 
                        'width' => 1,
19428 
                      },
19429 
                      'data_out_x22' => {
19430 
                        'attributes' => {
19431 
                          'bin_pt' => 0,
19432 
                          'is_floating_block' => 1,
19433 
                          'must_be_hdl_vector' => 1,
19434 
                          'period' => 1,
19435 
                          'port_id' => 0,
19436 
                          'simulinkName' => 'INOUT_LOGIC/From Register5',
19437 
                          'type' => 'UFix_32_0',
19438 
                        },
19439 
                        'direction' => 'in',
19440 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19441 
                        'width' => 32,
19442 
                      },
19443 
                      'data_out_x23' => {
19444 
                        'attributes' => {
19445 
                          'bin_pt' => 0,
19446 
                          'is_floating_block' => 1,
19447 
                          'must_be_hdl_vector' => 1,
19448 
                          'period' => 1,
19449 
                          'port_id' => 0,
19450 
                          'simulinkName' => 'INOUT_LOGIC/From Register6',
19451 
                          'type' => 'UFix_1_0',
19452 
                        },
19453 
                        'direction' => 'in',
19454 
                        'hdlType' => 'std_logic',
19455 
                        'width' => 1,
19456 
                      },
19457 
                      'data_out_x24' => {
19458 
                        'attributes' => {
19459 
                          'bin_pt' => 0,
19460 
                          'is_floating_block' => 1,
19461 
                          'must_be_hdl_vector' => 1,
19462 
                          'period' => 1,
19463 
                          'port_id' => 0,
19464 
                          'simulinkName' => 'INOUT_LOGIC/From Register7',
19465 
                          'type' => 'UFix_32_0',
19466 
                        },
19467 
                        'direction' => 'in',
19468 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19469 
                        'width' => 32,
19470 
                      },
19471 
                      'data_out_x25' => {
19472 
                        'attributes' => {
19473 
                          'bin_pt' => 0,
19474 
                          'is_floating_block' => 1,
19475 
                          'must_be_hdl_vector' => 1,
19476 
                          'period' => 1,
19477 
                          'port_id' => 0,
19478 
                          'simulinkName' => 'INOUT_LOGIC/From Register8',
19479 
                          'type' => 'UFix_32_0',
19480 
                        },
19481 
                        'direction' => 'in',
19482 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19483 
                        'width' => 32,
19484 
                      },
19485 
                      'data_out_x26' => {
19486 
                        'attributes' => {
19487 
                          'bin_pt' => 0,
19488 
                          'is_floating_block' => 1,
19489 
                          'must_be_hdl_vector' => 1,
19490 
                          'period' => 1,
19491 
                          'port_id' => 0,
19492 
                          'simulinkName' => 'INOUT_LOGIC/From Register9',
19493 
                          'type' => 'UFix_1_0',
19494 
                        },
19495 
                        'direction' => 'in',
19496 
                        'hdlType' => 'std_logic',
19497 
                        'width' => 1,
19498 
                      },
19499 
                      'data_out_x3' => {
19500 
                        'attributes' => {
19501 
                          'bin_pt' => 0,
19502 
                          'is_floating_block' => 1,
19503 
                          'must_be_hdl_vector' => 1,
19504 
                          'period' => 1,
19505 
                          'port_id' => 0,
19506 
                          'simulinkName' => 'INOUT_LOGIC/From Register13',
19507 
                          'type' => 'UFix_32_0',
19508 
                        },
19509 
                        'direction' => 'in',
19510 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19511 
                        'width' => 32,
19512 
                      },
19513 
                      'data_out_x4' => {
19514 
                        'attributes' => {
19515 
                          'bin_pt' => 0,
19516 
                          'is_floating_block' => 1,
19517 
                          'must_be_hdl_vector' => 1,
19518 
                          'period' => 1,
19519 
                          'port_id' => 0,
19520 
                          'simulinkName' => 'INOUT_LOGIC/From Register14',
19521 
                          'type' => 'UFix_1_0',
19522 
                        },
19523 
                        'direction' => 'in',
19524 
                        'hdlType' => 'std_logic',
19525 
                        'width' => 1,
19526 
                      },
19527 
                      'data_out_x5' => {
19528 
                        'attributes' => {
19529 
                          'bin_pt' => 0,
19530 
                          'is_floating_block' => 1,
19531 
                          'must_be_hdl_vector' => 1,
19532 
                          'period' => 1,
19533 
                          'port_id' => 0,
19534 
                          'simulinkName' => 'INOUT_LOGIC/From Register15',
19535 
                          'type' => 'UFix_32_0',
19536 
                        },
19537 
                        'direction' => 'in',
19538 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19539 
                        'width' => 32,
19540 
                      },
19541 
                      'data_out_x6' => {
19542 
                        'attributes' => {
19543 
                          'bin_pt' => 0,
19544 
                          'is_floating_block' => 1,
19545 
                          'must_be_hdl_vector' => 1,
19546 
                          'period' => 1,
19547 
                          'port_id' => 0,
19548 
                          'simulinkName' => 'INOUT_LOGIC/From Register16',
19549 
                          'type' => 'UFix_1_0',
19550 
                        },
19551 
                        'direction' => 'in',
19552 
                        'hdlType' => 'std_logic',
19553 
                        'width' => 1,
19554 
                      },
19555 
                      'data_out_x7' => {
19556 
                        'attributes' => {
19557 
                          'bin_pt' => 0,
19558 
                          'is_floating_block' => 1,
19559 
                          'must_be_hdl_vector' => 1,
19560 
                          'period' => 1,
19561 
                          'port_id' => 0,
19562 
                          'simulinkName' => 'INOUT_LOGIC/From Register17',
19563 
                          'type' => 'UFix_32_0',
19564 
                        },
19565 
                        'direction' => 'in',
19566 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19567 
                        'width' => 32,
19568 
                      },
19569 
                      'data_out_x8' => {
19570 
                        'attributes' => {
19571 
                          'bin_pt' => 0,
19572 
                          'is_floating_block' => 1,
19573 
                          'must_be_hdl_vector' => 1,
19574 
                          'period' => 1,
19575 
                          'port_id' => 0,
19576 
                          'simulinkName' => 'INOUT_LOGIC/From Register18',
19577 
                          'type' => 'UFix_1_0',
19578 
                        },
19579 
                        'direction' => 'in',
19580 
                        'hdlType' => 'std_logic',
19581 
                        'width' => 1,
19582 
                      },
19583 
                      'data_out_x9' => {
19584 
                        'attributes' => {
19585 
                          'bin_pt' => 0,
19586 
                          'is_floating_block' => 1,
19587 
                          'must_be_hdl_vector' => 1,
19588 
                          'period' => 1,
19589 
                          'port_id' => 0,
19590 
                          'simulinkName' => 'INOUT_LOGIC/From Register19',
19591 
                          'type' => 'UFix_32_0',
19592 
                        },
19593 
                        'direction' => 'in',
19594 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19595 
                        'width' => 32,
19596 
                      },
19597 
                      'debug_in_1i' => {
19598 
                        'attributes' => {
19599 
                          'bin_pt' => 0,
19600 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_1i.dat',
19601 
                          'is_floating_block' => 1,
19602 
                          'is_gateway_port' => 1,
19603 
                          'must_be_hdl_vector' => 1,
19604 
                          'period' => 1,
19605 
                          'port_id' => 0,
19606 
                          'simulinkName' => 'INOUT_LOGIC/debug_in_1i',
19607 
                          'source_block' => 'INOUT_LOGIC',
19608 
                          'timingConstraint' => 'none',
19609 
                          'type' => 'UFix_32_0',
19610 
                        },
19611 
                        'direction' => 'in',
19612 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19613 
                        'width' => 32,
19614 
                      },
19615 
                      'debug_in_2i' => {
19616 
                        'attributes' => {
19617 
                          'bin_pt' => 0,
19618 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_2i.dat',
19619 
                          'is_floating_block' => 1,
19620 
                          'is_gateway_port' => 1,
19621 
                          'must_be_hdl_vector' => 1,
19622 
                          'period' => 1,
19623 
                          'port_id' => 0,
19624 
                          'simulinkName' => 'INOUT_LOGIC/debug_in_2i',
19625 
                          'source_block' => 'INOUT_LOGIC',
19626 
                          'timingConstraint' => 'none',
19627 
                          'type' => 'UFix_32_0',
19628 
                        },
19629 
                        'direction' => 'in',
19630 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19631 
                        'width' => 32,
19632 
                      },
19633 
                      'debug_in_3i' => {
19634 
                        'attributes' => {
19635 
                          'bin_pt' => 0,
19636 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_3i.dat',
19637 
                          'is_floating_block' => 1,
19638 
                          'is_gateway_port' => 1,
19639 
                          'must_be_hdl_vector' => 1,
19640 
                          'period' => 1,
19641 
                          'port_id' => 0,
19642 
                          'simulinkName' => 'INOUT_LOGIC/debug_in_3i',
19643 
                          'source_block' => 'INOUT_LOGIC',
19644 
                          'timingConstraint' => 'none',
19645 
                          'type' => 'UFix_32_0',
19646 
                        },
19647 
                        'direction' => 'in',
19648 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19649 
                        'width' => 32,
19650 
                      },
19651 
                      'debug_in_4i' => {
19652 
                        'attributes' => {
19653 
                          'bin_pt' => 0,
19654 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_4i.dat',
19655 
                          'is_floating_block' => 1,
19656 
                          'is_gateway_port' => 1,
19657 
                          'must_be_hdl_vector' => 1,
19658 
                          'period' => 1,
19659 
                          'port_id' => 0,
19660 
                          'simulinkName' => 'INOUT_LOGIC/debug_in_4i',
19661 
                          'source_block' => 'INOUT_LOGIC',
19662 
                          'timingConstraint' => 'none',
19663 
                          'type' => 'UFix_32_0',
19664 
                        },
19665 
                        'direction' => 'in',
19666 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19667 
                        'width' => 32,
19668 
                      },
19669 
                      'dma_host2board_busy' => {
19670 
                        'attributes' => {
19671 
                          'bin_pt' => 0,
19672 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_dma_host2board_busy.dat',
19673 
                          'is_floating_block' => 1,
19674 
                          'is_gateway_port' => 1,
19675 
                          'must_be_hdl_vector' => 1,
19676 
                          'period' => 1,
19677 
                          'port_id' => 0,
19678 
                          'simulinkName' => 'INOUT_LOGIC/DMA_Host2Board_Busy',
19679 
                          'source_block' => 'INOUT_LOGIC',
19680 
                          'timingConstraint' => 'none',
19681 
                          'type' => 'UFix_1_0',
19682 
                        },
19683 
                        'direction' => 'in',
19684 
                        'hdlType' => 'std_logic',
19685 
                        'width' => 1,
19686 
                      },
19687 
                      'dma_host2board_done' => {
19688 
                        'attributes' => {
19689 
                          'bin_pt' => 0,
19690 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_dma_host2board_done.dat',
19691 
                          'is_floating_block' => 1,
19692 
                          'is_gateway_port' => 1,
19693 
                          'must_be_hdl_vector' => 1,
19694 
                          'period' => 1,
19695 
                          'port_id' => 0,
19696 
                          'simulinkName' => 'INOUT_LOGIC/DMA_Host2Board_Done',
19697 
                          'source_block' => 'INOUT_LOGIC',
19698 
                          'timingConstraint' => 'none',
19699 
                          'type' => 'UFix_1_0',
19700 
                        },
19701 
                        'direction' => 'in',
19702 
                        'hdlType' => 'std_logic',
19703 
                        'width' => 1,
19704 
                      },
19705 
                      'en' => {
19706 
                        'attributes' => {
19707 
                          'bin_pt' => 0,
19708 
                          'is_floating_block' => 1,
19709 
                          'must_be_hdl_vector' => 1,
19710 
                          'period' => 1,
19711 
                          'port_id' => 0,
19712 
                          'simulinkName' => 'INOUT_LOGIC/en',
19713 
                          'type' => 'Bool',
19714 
                        },
19715 
                        'direction' => 'out',
19716 
                        'hdlType' => 'std_logic',
19717 
                        'width' => 1,
19718 
                      },
19719 
                      'en_x0' => {
19720 
                        'attributes' => {
19721 
                          'bin_pt' => 0,
19722 
                          'is_floating_block' => 1,
19723 
                          'must_be_hdl_vector' => 1,
19724 
                          'period' => 1,
19725 
                          'port_id' => 0,
19726 
                          'simulinkName' => 'INOUT_LOGIC/en',
19727 
                          'type' => 'Bool',
19728 
                        },
19729 
                        'direction' => 'out',
19730 
                        'hdlType' => 'std_logic',
19731 
                        'width' => 1,
19732 
                      },
19733 
                      'en_x1' => {
19734 
                        'attributes' => {
19735 
                          'bin_pt' => 0,
19736 
                          'is_floating_block' => 1,
19737 
                          'must_be_hdl_vector' => 1,
19738 
                          'period' => 1,
19739 
                          'port_id' => 0,
19740 
                          'simulinkName' => 'INOUT_LOGIC/en',
19741 
                          'type' => 'Bool',
19742 
                        },
19743 
                        'direction' => 'out',
19744 
                        'hdlType' => 'std_logic',
19745 
                        'width' => 1,
19746 
                      },
19747 
                      'en_x10' => {
19748 
                        'attributes' => {
19749 
                          'bin_pt' => 0,
19750 
                          'is_floating_block' => 1,
19751 
                          'must_be_hdl_vector' => 1,
19752 
                          'period' => 1,
19753 
                          'port_id' => 0,
19754 
                          'simulinkName' => 'INOUT_LOGIC/en',
19755 
                          'type' => 'Bool',
19756 
                        },
19757 
                        'direction' => 'out',
19758 
                        'hdlType' => 'std_logic',
19759 
                        'width' => 1,
19760 
                      },
19761 
                      'en_x11' => {
19762 
                        'attributes' => {
19763 
                          'bin_pt' => 0,
19764 
                          'is_floating_block' => 1,
19765 
                          'must_be_hdl_vector' => 1,
19766 
                          'period' => 1,
19767 
                          'port_id' => 0,
19768 
                          'simulinkName' => 'INOUT_LOGIC/en',
19769 
                          'type' => 'Bool',
19770 
                        },
19771 
                        'direction' => 'out',
19772 
                        'hdlType' => 'std_logic',
19773 
                        'width' => 1,
19774 
                      },
19775 
                      'en_x12' => {
19776 
                        'attributes' => {
19777 
                          'bin_pt' => 0,
19778 
                          'is_floating_block' => 1,
19779 
                          'must_be_hdl_vector' => 1,
19780 
                          'period' => 1,
19781 
                          'port_id' => 0,
19782 
                          'simulinkName' => 'INOUT_LOGIC/en',
19783 
                          'type' => 'Bool',
19784 
                        },
19785 
                        'direction' => 'out',
19786 
                        'hdlType' => 'std_logic',
19787 
                        'width' => 1,
19788 
                      },
19789 
                      'en_x13' => {
19790 
                        'attributes' => {
19791 
                          'bin_pt' => 0,
19792 
                          'is_floating_block' => 1,
19793 
                          'must_be_hdl_vector' => 1,
19794 
                          'period' => 1,
19795 
                          'port_id' => 0,
19796 
                          'simulinkName' => 'INOUT_LOGIC/en',
19797 
                          'type' => 'Bool',
19798 
                        },
19799 
                        'direction' => 'out',
19800 
                        'hdlType' => 'std_logic',
19801 
                        'width' => 1,
19802 
                      },
19803 
                      'en_x14' => {
19804 
                        'attributes' => {
19805 
                          'bin_pt' => 0,
19806 
                          'is_floating_block' => 1,
19807 
                          'must_be_hdl_vector' => 1,
19808 
                          'period' => 1,
19809 
                          'port_id' => 0,
19810 
                          'simulinkName' => 'INOUT_LOGIC/en',
19811 
                          'type' => 'Bool',
19812 
                        },
19813 
                        'direction' => 'out',
19814 
                        'hdlType' => 'std_logic',
19815 
                        'width' => 1,
19816 
                      },
19817 
                      'en_x15' => {
19818 
                        'attributes' => {
19819 
                          'bin_pt' => 0,
19820 
                          'is_floating_block' => 1,
19821 
                          'must_be_hdl_vector' => 1,
19822 
                          'period' => 1,
19823 
                          'port_id' => 0,
19824 
                          'simulinkName' => 'INOUT_LOGIC/en',
19825 
                          'type' => 'Bool',
19826 
                        },
19827 
                        'direction' => 'out',
19828 
                        'hdlType' => 'std_logic',
19829 
                        'width' => 1,
19830 
                      },
19831 
                      'en_x16' => {
19832 
                        'attributes' => {
19833 
                          'bin_pt' => 0,
19834 
                          'is_floating_block' => 1,
19835 
                          'must_be_hdl_vector' => 1,
19836 
                          'period' => 1,
19837 
                          'port_id' => 0,
19838 
                          'simulinkName' => 'INOUT_LOGIC/en',
19839 
                          'type' => 'Bool',
19840 
                        },
19841 
                        'direction' => 'out',
19842 
                        'hdlType' => 'std_logic',
19843 
                        'width' => 1,
19844 
                      },
19845 
                      'en_x17' => {
19846 
                        'attributes' => {
19847 
                          'bin_pt' => 0,
19848 
                          'is_floating_block' => 1,
19849 
                          'must_be_hdl_vector' => 1,
19850 
                          'period' => 1,
19851 
                          'port_id' => 0,
19852 
                          'simulinkName' => 'INOUT_LOGIC/en',
19853 
                          'type' => 'Bool',
19854 
                        },
19855 
                        'direction' => 'out',
19856 
                        'hdlType' => 'std_logic',
19857 
                        'width' => 1,
19858 
                      },
19859 
                      'en_x18' => {
19860 
                        'attributes' => {
19861 
                          'bin_pt' => 0,
19862 
                          'is_floating_block' => 1,
19863 
                          'must_be_hdl_vector' => 1,
19864 
                          'period' => 1,
19865 
                          'port_id' => 0,
19866 
                          'simulinkName' => 'INOUT_LOGIC/en',
19867 
                          'type' => 'Bool',
19868 
                        },
19869 
                        'direction' => 'out',
19870 
                        'hdlType' => 'std_logic',
19871 
                        'width' => 1,
19872 
                      },
19873 
                      'en_x19' => {
19874 
                        'attributes' => {
19875 
                          'bin_pt' => 0,
19876 
                          'is_floating_block' => 1,
19877 
                          'must_be_hdl_vector' => 1,
19878 
                          'period' => 1,
19879 
                          'port_id' => 0,
19880 
                          'simulinkName' => 'INOUT_LOGIC/en',
19881 
                          'type' => 'Bool',
19882 
                        },
19883 
                        'direction' => 'out',
19884 
                        'hdlType' => 'std_logic',
19885 
                        'width' => 1,
19886 
                      },
19887 
                      'en_x2' => {
19888 
                        'attributes' => {
19889 
                          'bin_pt' => 0,
19890 
                          'is_floating_block' => 1,
19891 
                          'must_be_hdl_vector' => 1,
19892 
                          'period' => 1,
19893 
                          'port_id' => 0,
19894 
                          'simulinkName' => 'INOUT_LOGIC/en',
19895 
                          'type' => 'Bool',
19896 
                        },
19897 
                        'direction' => 'out',
19898 
                        'hdlType' => 'std_logic',
19899 
                        'width' => 1,
19900 
                      },
19901 
                      'en_x20' => {
19902 
                        'attributes' => {
19903 
                          'bin_pt' => 0,
19904 
                          'is_floating_block' => 1,
19905 
                          'must_be_hdl_vector' => 1,
19906 
                          'period' => 1,
19907 
                          'port_id' => 0,
19908 
                          'simulinkName' => 'INOUT_LOGIC/en',
19909 
                          'type' => 'Bool',
19910 
                        },
19911 
                        'direction' => 'out',
19912 
                        'hdlType' => 'std_logic',
19913 
                        'width' => 1,
19914 
                      },
19915 
                      'en_x21' => {
19916 
                        'attributes' => {
19917 
                          'bin_pt' => 0,
19918 
                          'is_floating_block' => 1,
19919 
                          'must_be_hdl_vector' => 1,
19920 
                          'period' => 1,
19921 
                          'port_id' => 0,
19922 
                          'simulinkName' => 'INOUT_LOGIC/en',
19923 
                          'type' => 'Bool',
19924 
                        },
19925 
                        'direction' => 'out',
19926 
                        'hdlType' => 'std_logic',
19927 
                        'width' => 1,
19928 
                      },
19929 
                      'en_x22' => {
19930 
                        'attributes' => {
19931 
                          'bin_pt' => 0,
19932 
                          'is_floating_block' => 1,
19933 
                          'must_be_hdl_vector' => 1,
19934 
                          'period' => 1,
19935 
                          'port_id' => 0,
19936 
                          'simulinkName' => 'INOUT_LOGIC/en',
19937 
                          'type' => 'Bool',
19938 
                        },
19939 
                        'direction' => 'out',
19940 
                        'hdlType' => 'std_logic',
19941 
                        'width' => 1,
19942 
                      },
19943 
                      'en_x23' => {
19944 
                        'attributes' => {
19945 
                          'bin_pt' => 0,
19946 
                          'is_floating_block' => 1,
19947 
                          'must_be_hdl_vector' => 1,
19948 
                          'period' => 1,
19949 
                          'port_id' => 0,
19950 
                          'simulinkName' => 'INOUT_LOGIC/en',
19951 
                          'type' => 'Bool',
19952 
                        },
19953 
                        'direction' => 'out',
19954 
                        'hdlType' => 'std_logic',
19955 
                        'width' => 1,
19956 
                      },
19957 
                      'en_x24' => {
19958 
                        'attributes' => {
19959 
                          'bin_pt' => 0,
19960 
                          'is_floating_block' => 1,
19961 
                          'must_be_hdl_vector' => 1,
19962 
                          'period' => 1,
19963 
                          'port_id' => 0,
19964 
                          'simulinkName' => 'INOUT_LOGIC/en',
19965 
                          'type' => 'Bool',
19966 
                        },
19967 
                        'direction' => 'out',
19968 
                        'hdlType' => 'std_logic',
19969 
                        'width' => 1,
19970 
                      },
19971 
                      'en_x25' => {
19972 
                        'attributes' => {
19973 
                          'bin_pt' => 0,
19974 
                          'is_floating_block' => 1,
19975 
                          'must_be_hdl_vector' => 1,
19976 
                          'period' => 1,
19977 
                          'port_id' => 0,
19978 
                          'simulinkName' => 'INOUT_LOGIC/en',
19979 
                          'type' => 'Bool',
19980 
                        },
19981 
                        'direction' => 'out',
19982 
                        'hdlType' => 'std_logic',
19983 
                        'width' => 1,
19984 
                      },
19985 
                      'en_x26' => {
19986 
                        'attributes' => {
19987 
                          'bin_pt' => 0,
19988 
                          'is_floating_block' => 1,
19989 
                          'must_be_hdl_vector' => 1,
19990 
                          'period' => 1,
19991 
                          'port_id' => 0,
19992 
                          'simulinkName' => 'INOUT_LOGIC/en',
19993 
                          'type' => 'Bool',
19994 
                        },
19995 
                        'direction' => 'out',
19996 
                        'hdlType' => 'std_logic',
19997 
                        'width' => 1,
19998 
                      },
19999 
                      'en_x27' => {
20000 
                        'attributes' => {
20001 
                          'bin_pt' => 0,
20002 
                          'is_floating_block' => 1,
20003 
                          'must_be_hdl_vector' => 1,
20004 
                          'period' => 1,
20005 
                          'port_id' => 0,
20006 
                          'simulinkName' => 'INOUT_LOGIC/en',
20007 
                          'type' => 'Bool',
20008 
                        },
20009 
                        'direction' => 'out',
20010 
                        'hdlType' => 'std_logic',
20011 
                        'width' => 1,
20012 
                      },
20013 
                      'en_x28' => {
20014 
                        'attributes' => {
20015 
                          'bin_pt' => 0,
20016 
                          'is_floating_block' => 1,
20017 
                          'must_be_hdl_vector' => 1,
20018 
                          'period' => 1,
20019 
                          'port_id' => 0,
20020 
                          'simulinkName' => 'INOUT_LOGIC/en',
20021 
                          'type' => 'Bool',
20022 
                        },
20023 
                        'direction' => 'out',
20024 
                        'hdlType' => 'std_logic',
20025 
                        'width' => 1,
20026 
                      },
20027 
                      'en_x29' => {
20028 
                        'attributes' => {
20029 
                          'bin_pt' => 0,
20030 
                          'is_floating_block' => 1,
20031 
                          'must_be_hdl_vector' => 1,
20032 
                          'period' => 1,
20033 
                          'port_id' => 0,
20034 
                          'simulinkName' => 'INOUT_LOGIC/en',
20035 
                          'type' => 'Bool',
20036 
                        },
20037 
                        'direction' => 'out',
20038 
                        'hdlType' => 'std_logic',
20039 
                        'width' => 1,
20040 
                      },
20041 
                      'en_x3' => {
20042 
                        'attributes' => {
20043 
                          'bin_pt' => 0,
20044 
                          'is_floating_block' => 1,
20045 
                          'must_be_hdl_vector' => 1,
20046 
                          'period' => 1,
20047 
                          'port_id' => 0,
20048 
                          'simulinkName' => 'INOUT_LOGIC/en',
20049 
                          'type' => 'Bool',
20050 
                        },
20051 
                        'direction' => 'out',
20052 
                        'hdlType' => 'std_logic',
20053 
                        'width' => 1,
20054 
                      },
20055 
                      'en_x30' => {
20056 
                        'attributes' => {
20057 
                          'bin_pt' => 0,
20058 
                          'is_floating_block' => 1,
20059 
                          'must_be_hdl_vector' => 1,
20060 
                          'period' => 1,
20061 
                          'port_id' => 0,
20062 
                          'simulinkName' => 'INOUT_LOGIC/en',
20063 
                          'type' => 'Bool',
20064 
                        },
20065 
                        'direction' => 'out',
20066 
                        'hdlType' => 'std_logic',
20067 
                        'width' => 1,
20068 
                      },
20069 
                      'en_x31' => {
20070 
                        'attributes' => {
20071 
                          'bin_pt' => 0,
20072 
                          'is_floating_block' => 1,
20073 
                          'must_be_hdl_vector' => 1,
20074 
                          'period' => 1,
20075 
                          'port_id' => 0,
20076 
                          'simulinkName' => 'INOUT_LOGIC/en',
20077 
                          'type' => 'Bool',
20078 
                        },
20079 
                        'direction' => 'out',
20080 
                        'hdlType' => 'std_logic',
20081 
                        'width' => 1,
20082 
                      },
20083 
                      'en_x32' => {
20084 
                        'attributes' => {
20085 
                          'bin_pt' => 0,
20086 
                          'is_floating_block' => 1,
20087 
                          'must_be_hdl_vector' => 1,
20088 
                          'period' => 1,
20089 
                          'port_id' => 0,
20090 
                          'simulinkName' => 'INOUT_LOGIC/en',
20091 
                          'type' => 'Bool',
20092 
                        },
20093 
                        'direction' => 'out',
20094 
                        'hdlType' => 'std_logic',
20095 
                        'width' => 1,
20096 
                      },
20097 
                      'en_x4' => {
20098 
                        'attributes' => {
20099 
                          'bin_pt' => 0,
20100 
                          'is_floating_block' => 1,
20101 
                          'must_be_hdl_vector' => 1,
20102 
                          'period' => 1,
20103 
                          'port_id' => 0,
20104 
                          'simulinkName' => 'INOUT_LOGIC/en',
20105 
                          'type' => 'Bool',
20106 
                        },
20107 
                        'direction' => 'out',
20108 
                        'hdlType' => 'std_logic',
20109 
                        'width' => 1,
20110 
                      },
20111 
                      'en_x5' => {
20112 
                        'attributes' => {
20113 
                          'bin_pt' => 0,
20114 
                          'is_floating_block' => 1,
20115 
                          'must_be_hdl_vector' => 1,
20116 
                          'period' => 1,
20117 
                          'port_id' => 0,
20118 
                          'simulinkName' => 'INOUT_LOGIC/en',
20119 
                          'type' => 'Bool',
20120 
                        },
20121 
                        'direction' => 'out',
20122 
                        'hdlType' => 'std_logic',
20123 
                        'width' => 1,
20124 
                      },
20125 
                      'en_x6' => {
20126 
                        'attributes' => {
20127 
                          'bin_pt' => 0,
20128 
                          'is_floating_block' => 1,
20129 
                          'must_be_hdl_vector' => 1,
20130 
                          'period' => 1,
20131 
                          'port_id' => 0,
20132 
                          'simulinkName' => 'INOUT_LOGIC/en',
20133 
                          'type' => 'Bool',
20134 
                        },
20135 
                        'direction' => 'out',
20136 
                        'hdlType' => 'std_logic',
20137 
                        'width' => 1,
20138 
                      },
20139 
                      'en_x7' => {
20140 
                        'attributes' => {
20141 
                          'bin_pt' => 0,
20142 
                          'is_floating_block' => 1,
20143 
                          'must_be_hdl_vector' => 1,
20144 
                          'period' => 1,
20145 
                          'port_id' => 0,
20146 
                          'simulinkName' => 'INOUT_LOGIC/en',
20147 
                          'type' => 'Bool',
20148 
                        },
20149 
                        'direction' => 'out',
20150 
                        'hdlType' => 'std_logic',
20151 
                        'width' => 1,
20152 
                      },
20153 
                      'en_x8' => {
20154 
                        'attributes' => {
20155 
                          'bin_pt' => 0,
20156 
                          'is_floating_block' => 1,
20157 
                          'must_be_hdl_vector' => 1,
20158 
                          'period' => 1,
20159 
                          'port_id' => 0,
20160 
                          'simulinkName' => 'INOUT_LOGIC/en',
20161 
                          'type' => 'Bool',
20162 
                        },
20163 
                        'direction' => 'out',
20164 
                        'hdlType' => 'std_logic',
20165 
                        'width' => 1,
20166 
                      },
20167 
                      'en_x9' => {
20168 
                        'attributes' => {
20169 
                          'bin_pt' => 0,
20170 
                          'is_floating_block' => 1,
20171 
                          'must_be_hdl_vector' => 1,
20172 
                          'period' => 1,
20173 
                          'port_id' => 0,
20174 
                          'simulinkName' => 'INOUT_LOGIC/en',
20175 
                          'type' => 'Bool',
20176 
                        },
20177 
                        'direction' => 'out',
20178 
                        'hdlType' => 'std_logic',
20179 
                        'width' => 1,
20180 
                      },
20181 
                      'reg01_rd' => {
20182 
                        'attributes' => {
20183 
                          'bin_pt' => 0,
20184 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_rd.dat',
20185 
                          'is_floating_block' => 1,
20186 
                          'is_gateway_port' => 1,
20187 
                          'must_be_hdl_vector' => 1,
20188 
                          'period' => 1,
20189 
                          'port_id' => 0,
20190 
                          'simulinkName' => 'INOUT_LOGIC/reg01_rd',
20191 
                          'source_block' => 'INOUT_LOGIC',
20192 
                          'timingConstraint' => 'none',
20193 
                          'type' => 'UFix_32_0',
20194 
                        },
20195 
                        'direction' => 'out',
20196 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20197 
                        'width' => 32,
20198 
                      },
20199 
                      'reg01_rv' => {
20200 
                        'attributes' => {
20201 
                          'bin_pt' => 0,
20202 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_rv.dat',
20203 
                          'is_floating_block' => 1,
20204 
                          'is_gateway_port' => 1,
20205 
                          'must_be_hdl_vector' => 1,
20206 
                          'period' => 1,
20207 
                          'port_id' => 0,
20208 
                          'simulinkName' => 'INOUT_LOGIC/reg01_rv',
20209 
                          'source_block' => 'INOUT_LOGIC',
20210 
                          'timingConstraint' => 'none',
20211 
                          'type' => 'UFix_1_0',
20212 
                        },
20213 
                        'direction' => 'out',
20214 
                        'hdlType' => 'std_logic',
20215 
                        'width' => 1,
20216 
                      },
20217 
                      'reg01_td' => {
20218 
                        'attributes' => {
20219 
                          'bin_pt' => 0,
20220 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_td.dat',
20221 
                          'is_floating_block' => 1,
20222 
                          'is_gateway_port' => 1,
20223 
                          'must_be_hdl_vector' => 1,
20224 
                          'period' => 1,
20225 
                          'port_id' => 0,
20226 
                          'simulinkName' => 'INOUT_LOGIC/reg01_td',
20227 
                          'source_block' => 'INOUT_LOGIC',
20228 
                          'timingConstraint' => 'none',
20229 
                          'type' => 'UFix_32_0',
20230 
                        },
20231 
                        'direction' => 'in',
20232 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20233 
                        'width' => 32,
20234 
                      },
20235 
                      'reg01_tv' => {
20236 
                        'attributes' => {
20237 
                          'bin_pt' => 0,
20238 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_tv.dat',
20239 
                          'is_floating_block' => 1,
20240 
                          'is_gateway_port' => 1,
20241 
                          'must_be_hdl_vector' => 1,
20242 
                          'period' => 1,
20243 
                          'port_id' => 0,
20244 
                          'simulinkName' => 'INOUT_LOGIC/reg01_tv',
20245 
                          'source_block' => 'INOUT_LOGIC',
20246 
                          'timingConstraint' => 'none',
20247 
                          'type' => 'Bool',
20248 
                        },
20249 
                        'direction' => 'in',
20250 
                        'hdlType' => 'std_logic',
20251 
                        'width' => 1,
20252 
                      },
20253 
                      'reg02_rd' => {
20254 
                        'attributes' => {
20255 
                          'bin_pt' => 0,
20256 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_rd.dat',
20257 
                          'is_floating_block' => 1,
20258 
                          'is_gateway_port' => 1,
20259 
                          'must_be_hdl_vector' => 1,
20260 
                          'period' => 1,
20261 
                          'port_id' => 0,
20262 
                          'simulinkName' => 'INOUT_LOGIC/reg02_rd',
20263 
                          'source_block' => 'INOUT_LOGIC',
20264 
                          'timingConstraint' => 'none',
20265 
                          'type' => 'UFix_32_0',
20266 
                        },
20267 
                        'direction' => 'out',
20268 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20269 
                        'width' => 32,
20270 
                      },
20271 
                      'reg02_rv' => {
20272 
                        'attributes' => {
20273 
                          'bin_pt' => 0,
20274 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_rv.dat',
20275 
                          'is_floating_block' => 1,
20276 
                          'is_gateway_port' => 1,
20277 
                          'must_be_hdl_vector' => 1,
20278 
                          'period' => 1,
20279 
                          'port_id' => 0,
20280 
                          'simulinkName' => 'INOUT_LOGIC/reg02_rv',
20281 
                          'source_block' => 'INOUT_LOGIC',
20282 
                          'timingConstraint' => 'none',
20283 
                          'type' => 'UFix_1_0',
20284 
                        },
20285 
                        'direction' => 'out',
20286 
                        'hdlType' => 'std_logic',
20287 
                        'width' => 1,
20288 
                      },
20289 
                      'reg02_td' => {
20290 
                        'attributes' => {
20291 
                          'bin_pt' => 0,
20292 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_td.dat',
20293 
                          'is_floating_block' => 1,
20294 
                          'is_gateway_port' => 1,
20295 
                          'must_be_hdl_vector' => 1,
20296 
                          'period' => 1,
20297 
                          'port_id' => 0,
20298 
                          'simulinkName' => 'INOUT_LOGIC/reg02_td',
20299 
                          'source_block' => 'INOUT_LOGIC',
20300 
                          'timingConstraint' => 'none',
20301 
                          'type' => 'UFix_32_0',
20302 
                        },
20303 
                        'direction' => 'in',
20304 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20305 
                        'width' => 32,
20306 
                      },
20307 
                      'reg02_tv' => {
20308 
                        'attributes' => {
20309 
                          'bin_pt' => 0,
20310 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_tv.dat',
20311 
                          'is_floating_block' => 1,
20312 
                          'is_gateway_port' => 1,
20313 
                          'must_be_hdl_vector' => 1,
20314 
                          'period' => 1,
20315 
                          'port_id' => 0,
20316 
                          'simulinkName' => 'INOUT_LOGIC/reg02_tv',
20317 
                          'source_block' => 'INOUT_LOGIC',
20318 
                          'timingConstraint' => 'none',
20319 
                          'type' => 'Bool',
20320 
                        },
20321 
                        'direction' => 'in',
20322 
                        'hdlType' => 'std_logic',
20323 
                        'width' => 1,
20324 
                      },
20325 
                      'reg03_rd' => {
20326 
                        'attributes' => {
20327 
                          'bin_pt' => 0,
20328 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_rd.dat',
20329 
                          'is_floating_block' => 1,
20330 
                          'is_gateway_port' => 1,
20331 
                          'must_be_hdl_vector' => 1,
20332 
                          'period' => 1,
20333 
                          'port_id' => 0,
20334 
                          'simulinkName' => 'INOUT_LOGIC/reg03_rd',
20335 
                          'source_block' => 'INOUT_LOGIC',
20336 
                          'timingConstraint' => 'none',
20337 
                          'type' => 'UFix_32_0',
20338 
                        },
20339 
                        'direction' => 'out',
20340 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20341 
                        'width' => 32,
20342 
                      },
20343 
                      'reg03_rv' => {
20344 
                        'attributes' => {
20345 
                          'bin_pt' => 0,
20346 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_rv.dat',
20347 
                          'is_floating_block' => 1,
20348 
                          'is_gateway_port' => 1,
20349 
                          'must_be_hdl_vector' => 1,
20350 
                          'period' => 1,
20351 
                          'port_id' => 0,
20352 
                          'simulinkName' => 'INOUT_LOGIC/reg03_rv',
20353 
                          'source_block' => 'INOUT_LOGIC',
20354 
                          'timingConstraint' => 'none',
20355 
                          'type' => 'UFix_1_0',
20356 
                        },
20357 
                        'direction' => 'out',
20358 
                        'hdlType' => 'std_logic',
20359 
                        'width' => 1,
20360 
                      },
20361 
                      'reg03_td' => {
20362 
                        'attributes' => {
20363 
                          'bin_pt' => 0,
20364 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_td.dat',
20365 
                          'is_floating_block' => 1,
20366 
                          'is_gateway_port' => 1,
20367 
                          'must_be_hdl_vector' => 1,
20368 
                          'period' => 1,
20369 
                          'port_id' => 0,
20370 
                          'simulinkName' => 'INOUT_LOGIC/reg03_td',
20371 
                          'source_block' => 'INOUT_LOGIC',
20372 
                          'timingConstraint' => 'none',
20373 
                          'type' => 'UFix_32_0',
20374 
                        },
20375 
                        'direction' => 'in',
20376 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20377 
                        'width' => 32,
20378 
                      },
20379 
                      'reg03_tv' => {
20380 
                        'attributes' => {
20381 
                          'bin_pt' => 0,
20382 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_tv.dat',
20383 
                          'is_floating_block' => 1,
20384 
                          'is_gateway_port' => 1,
20385 
                          'must_be_hdl_vector' => 1,
20386 
                          'period' => 1,
20387 
                          'port_id' => 0,
20388 
                          'simulinkName' => 'INOUT_LOGIC/reg03_tv',
20389 
                          'source_block' => 'INOUT_LOGIC',
20390 
                          'timingConstraint' => 'none',
20391 
                          'type' => 'Bool',
20392 
                        },
20393 
                        'direction' => 'in',
20394 
                        'hdlType' => 'std_logic',
20395 
                        'width' => 1,
20396 
                      },
20397 
                      'reg04_rd' => {
20398 
                        'attributes' => {
20399 
                          'bin_pt' => 0,
20400 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_rd.dat',
20401 
                          'is_floating_block' => 1,
20402 
                          'is_gateway_port' => 1,
20403 
                          'must_be_hdl_vector' => 1,
20404 
                          'period' => 1,
20405 
                          'port_id' => 0,
20406 
                          'simulinkName' => 'INOUT_LOGIC/reg04_rd',
20407 
                          'source_block' => 'INOUT_LOGIC',
20408 
                          'timingConstraint' => 'none',
20409 
                          'type' => 'UFix_32_0',
20410 
                        },
20411 
                        'direction' => 'out',
20412 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20413 
                        'width' => 32,
20414 
                      },
20415 
                      'reg04_rv' => {
20416 
                        'attributes' => {
20417 
                          'bin_pt' => 0,
20418 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_rv.dat',
20419 
                          'is_floating_block' => 1,
20420 
                          'is_gateway_port' => 1,
20421 
                          'must_be_hdl_vector' => 1,
20422 
                          'period' => 1,
20423 
                          'port_id' => 0,
20424 
                          'simulinkName' => 'INOUT_LOGIC/reg04_rv',
20425 
                          'source_block' => 'INOUT_LOGIC',
20426 
                          'timingConstraint' => 'none',
20427 
                          'type' => 'UFix_1_0',
20428 
                        },
20429 
                        'direction' => 'out',
20430 
                        'hdlType' => 'std_logic',
20431 
                        'width' => 1,
20432 
                      },
20433 
                      'reg04_td' => {
20434 
                        'attributes' => {
20435 
                          'bin_pt' => 0,
20436 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_td.dat',
20437 
                          'is_floating_block' => 1,
20438 
                          'is_gateway_port' => 1,
20439 
                          'must_be_hdl_vector' => 1,
20440 
                          'period' => 1,
20441 
                          'port_id' => 0,
20442 
                          'simulinkName' => 'INOUT_LOGIC/reg04_td',
20443 
                          'source_block' => 'INOUT_LOGIC',
20444 
                          'timingConstraint' => 'none',
20445 
                          'type' => 'UFix_32_0',
20446 
                        },
20447 
                        'direction' => 'in',
20448 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20449 
                        'width' => 32,
20450 
                      },
20451 
                      'reg04_tv' => {
20452 
                        'attributes' => {
20453 
                          'bin_pt' => 0,
20454 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_tv.dat',
20455 
                          'is_floating_block' => 1,
20456 
                          'is_gateway_port' => 1,
20457 
                          'must_be_hdl_vector' => 1,
20458 
                          'period' => 1,
20459 
                          'port_id' => 0,
20460 
                          'simulinkName' => 'INOUT_LOGIC/reg04_tv',
20461 
                          'source_block' => 'INOUT_LOGIC',
20462 
                          'timingConstraint' => 'none',
20463 
                          'type' => 'Bool',
20464 
                        },
20465 
                        'direction' => 'in',
20466 
                        'hdlType' => 'std_logic',
20467 
                        'width' => 1,
20468 
                      },
20469 
                      'reg05_rd' => {
20470 
                        'attributes' => {
20471 
                          'bin_pt' => 0,
20472 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_rd.dat',
20473 
                          'is_floating_block' => 1,
20474 
                          'is_gateway_port' => 1,
20475 
                          'must_be_hdl_vector' => 1,
20476 
                          'period' => 1,
20477 
                          'port_id' => 0,
20478 
                          'simulinkName' => 'INOUT_LOGIC/reg05_rd',
20479 
                          'source_block' => 'INOUT_LOGIC',
20480 
                          'timingConstraint' => 'none',
20481 
                          'type' => 'UFix_32_0',
20482 
                        },
20483 
                        'direction' => 'out',
20484 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20485 
                        'width' => 32,
20486 
                      },
20487 
                      'reg05_rv' => {
20488 
                        'attributes' => {
20489 
                          'bin_pt' => 0,
20490 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_rv.dat',
20491 
                          'is_floating_block' => 1,
20492 
                          'is_gateway_port' => 1,
20493 
                          'must_be_hdl_vector' => 1,
20494 
                          'period' => 1,
20495 
                          'port_id' => 0,
20496 
                          'simulinkName' => 'INOUT_LOGIC/reg05_rv',
20497 
                          'source_block' => 'INOUT_LOGIC',
20498 
                          'timingConstraint' => 'none',
20499 
                          'type' => 'UFix_1_0',
20500 
                        },
20501 
                        'direction' => 'out',
20502 
                        'hdlType' => 'std_logic',
20503 
                        'width' => 1,
20504 
                      },
20505 
                      'reg05_td' => {
20506 
                        'attributes' => {
20507 
                          'bin_pt' => 0,
20508 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_td.dat',
20509 
                          'is_floating_block' => 1,
20510 
                          'is_gateway_port' => 1,
20511 
                          'must_be_hdl_vector' => 1,
20512 
                          'period' => 1,
20513 
                          'port_id' => 0,
20514 
                          'simulinkName' => 'INOUT_LOGIC/reg05_td',
20515 
                          'source_block' => 'INOUT_LOGIC',
20516 
                          'timingConstraint' => 'none',
20517 
                          'type' => 'UFix_32_0',
20518 
                        },
20519 
                        'direction' => 'in',
20520 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20521 
                        'width' => 32,
20522 
                      },
20523 
                      'reg05_tv' => {
20524 
                        'attributes' => {
20525 
                          'bin_pt' => 0,
20526 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_tv.dat',
20527 
                          'is_floating_block' => 1,
20528 
                          'is_gateway_port' => 1,
20529 
                          'must_be_hdl_vector' => 1,
20530 
                          'period' => 1,
20531 
                          'port_id' => 0,
20532 
                          'simulinkName' => 'INOUT_LOGIC/reg05_tv',
20533 
                          'source_block' => 'INOUT_LOGIC',
20534 
                          'timingConstraint' => 'none',
20535 
                          'type' => 'Bool',
20536 
                        },
20537 
                        'direction' => 'in',
20538 
                        'hdlType' => 'std_logic',
20539 
                        'width' => 1,
20540 
                      },
20541 
                      'reg06_rd' => {
20542 
                        'attributes' => {
20543 
                          'bin_pt' => 0,
20544 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_rd.dat',
20545 
                          'is_floating_block' => 1,
20546 
                          'is_gateway_port' => 1,
20547 
                          'must_be_hdl_vector' => 1,
20548 
                          'period' => 1,
20549 
                          'port_id' => 0,
20550 
                          'simulinkName' => 'INOUT_LOGIC/reg06_rd',
20551 
                          'source_block' => 'INOUT_LOGIC',
20552 
                          'timingConstraint' => 'none',
20553 
                          'type' => 'UFix_32_0',
20554 
                        },
20555 
                        'direction' => 'out',
20556 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20557 
                        'width' => 32,
20558 
                      },
20559 
                      'reg06_rv' => {
20560 
                        'attributes' => {
20561 
                          'bin_pt' => 0,
20562 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_rv.dat',
20563 
                          'is_floating_block' => 1,
20564 
                          'is_gateway_port' => 1,
20565 
                          'must_be_hdl_vector' => 1,
20566 
                          'period' => 1,
20567 
                          'port_id' => 0,
20568 
                          'simulinkName' => 'INOUT_LOGIC/reg06_rv',
20569 
                          'source_block' => 'INOUT_LOGIC',
20570 
                          'timingConstraint' => 'none',
20571 
                          'type' => 'UFix_1_0',
20572 
                        },
20573 
                        'direction' => 'out',
20574 
                        'hdlType' => 'std_logic',
20575 
                        'width' => 1,
20576 
                      },
20577 
                      'reg06_td' => {
20578 
                        'attributes' => {
20579 
                          'bin_pt' => 0,
20580 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_td.dat',
20581 
                          'is_floating_block' => 1,
20582 
                          'is_gateway_port' => 1,
20583 
                          'must_be_hdl_vector' => 1,
20584 
                          'period' => 1,
20585 
                          'port_id' => 0,
20586 
                          'simulinkName' => 'INOUT_LOGIC/reg06_td',
20587 
                          'source_block' => 'INOUT_LOGIC',
20588 
                          'timingConstraint' => 'none',
20589 
                          'type' => 'UFix_32_0',
20590 
                        },
20591 
                        'direction' => 'in',
20592 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20593 
                        'width' => 32,
20594 
                      },
20595 
                      'reg06_tv' => {
20596 
                        'attributes' => {
20597 
                          'bin_pt' => 0,
20598 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_tv.dat',
20599 
                          'is_floating_block' => 1,
20600 
                          'is_gateway_port' => 1,
20601 
                          'must_be_hdl_vector' => 1,
20602 
                          'period' => 1,
20603 
                          'port_id' => 0,
20604 
                          'simulinkName' => 'INOUT_LOGIC/reg06_tv',
20605 
                          'source_block' => 'INOUT_LOGIC',
20606 
                          'timingConstraint' => 'none',
20607 
                          'type' => 'Bool',
20608 
                        },
20609 
                        'direction' => 'in',
20610 
                        'hdlType' => 'std_logic',
20611 
                        'width' => 1,
20612 
                      },
20613 
                      'reg07_rd' => {
20614 
                        'attributes' => {
20615 
                          'bin_pt' => 0,
20616 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_rd.dat',
20617 
                          'is_floating_block' => 1,
20618 
                          'is_gateway_port' => 1,
20619 
                          'must_be_hdl_vector' => 1,
20620 
                          'period' => 1,
20621 
                          'port_id' => 0,
20622 
                          'simulinkName' => 'INOUT_LOGIC/reg07_rd',
20623 
                          'source_block' => 'INOUT_LOGIC',
20624 
                          'timingConstraint' => 'none',
20625 
                          'type' => 'UFix_32_0',
20626 
                        },
20627 
                        'direction' => 'out',
20628 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20629 
                        'width' => 32,
20630 
                      },
20631 
                      'reg07_rv' => {
20632 
                        'attributes' => {
20633 
                          'bin_pt' => 0,
20634 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_rv.dat',
20635 
                          'is_floating_block' => 1,
20636 
                          'is_gateway_port' => 1,
20637 
                          'must_be_hdl_vector' => 1,
20638 
                          'period' => 1,
20639 
                          'port_id' => 0,
20640 
                          'simulinkName' => 'INOUT_LOGIC/reg07_rv',
20641 
                          'source_block' => 'INOUT_LOGIC',
20642 
                          'timingConstraint' => 'none',
20643 
                          'type' => 'UFix_1_0',
20644 
                        },
20645 
                        'direction' => 'out',
20646 
                        'hdlType' => 'std_logic',
20647 
                        'width' => 1,
20648 
                      },
20649 
                      'reg07_td' => {
20650 
                        'attributes' => {
20651 
                          'bin_pt' => 0,
20652 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_td.dat',
20653 
                          'is_floating_block' => 1,
20654 
                          'is_gateway_port' => 1,
20655 
                          'must_be_hdl_vector' => 1,
20656 
                          'period' => 1,
20657 
                          'port_id' => 0,
20658 
                          'simulinkName' => 'INOUT_LOGIC/reg07_td',
20659 
                          'source_block' => 'INOUT_LOGIC',
20660 
                          'timingConstraint' => 'none',
20661 
                          'type' => 'UFix_32_0',
20662 
                        },
20663 
                        'direction' => 'in',
20664 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20665 
                        'width' => 32,
20666 
                      },
20667 
                      'reg07_tv' => {
20668 
                        'attributes' => {
20669 
                          'bin_pt' => 0,
20670 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_tv.dat',
20671 
                          'is_floating_block' => 1,
20672 
                          'is_gateway_port' => 1,
20673 
                          'must_be_hdl_vector' => 1,
20674 
                          'period' => 1,
20675 
                          'port_id' => 0,
20676 
                          'simulinkName' => 'INOUT_LOGIC/reg07_tv',
20677 
                          'source_block' => 'INOUT_LOGIC',
20678 
                          'timingConstraint' => 'none',
20679 
                          'type' => 'Bool',
20680 
                        },
20681 
                        'direction' => 'in',
20682 
                        'hdlType' => 'std_logic',
20683 
                        'width' => 1,
20684 
                      },
20685 
                      'reg08_rd' => {
20686 
                        'attributes' => {
20687 
                          'bin_pt' => 0,
20688 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_rd.dat',
20689 
                          'is_floating_block' => 1,
20690 
                          'is_gateway_port' => 1,
20691 
                          'must_be_hdl_vector' => 1,
20692 
                          'period' => 1,
20693 
                          'port_id' => 0,
20694 
                          'simulinkName' => 'INOUT_LOGIC/reg08_rd',
20695 
                          'source_block' => 'INOUT_LOGIC',
20696 
                          'timingConstraint' => 'none',
20697 
                          'type' => 'UFix_32_0',
20698 
                        },
20699 
                        'direction' => 'out',
20700 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20701 
                        'width' => 32,
20702 
                      },
20703 
                      'reg08_rv' => {
20704 
                        'attributes' => {
20705 
                          'bin_pt' => 0,
20706 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_rv.dat',
20707 
                          'is_floating_block' => 1,
20708 
                          'is_gateway_port' => 1,
20709 
                          'must_be_hdl_vector' => 1,
20710 
                          'period' => 1,
20711 
                          'port_id' => 0,
20712 
                          'simulinkName' => 'INOUT_LOGIC/reg08_rv',
20713 
                          'source_block' => 'INOUT_LOGIC',
20714 
                          'timingConstraint' => 'none',
20715 
                          'type' => 'UFix_1_0',
20716 
                        },
20717 
                        'direction' => 'out',
20718 
                        'hdlType' => 'std_logic',
20719 
                        'width' => 1,
20720 
                      },
20721 
                      'reg08_td' => {
20722 
                        'attributes' => {
20723 
                          'bin_pt' => 0,
20724 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_td.dat',
20725 
                          'is_floating_block' => 1,
20726 
                          'is_gateway_port' => 1,
20727 
                          'must_be_hdl_vector' => 1,
20728 
                          'period' => 1,
20729 
                          'port_id' => 0,
20730 
                          'simulinkName' => 'INOUT_LOGIC/reg08_td',
20731 
                          'source_block' => 'INOUT_LOGIC',
20732 
                          'timingConstraint' => 'none',
20733 
                          'type' => 'UFix_32_0',
20734 
                        },
20735 
                        'direction' => 'in',
20736 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20737 
                        'width' => 32,
20738 
                      },
20739 
                      'reg08_tv' => {
20740 
                        'attributes' => {
20741 
                          'bin_pt' => 0,
20742 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_tv.dat',
20743 
                          'is_floating_block' => 1,
20744 
                          'is_gateway_port' => 1,
20745 
                          'must_be_hdl_vector' => 1,
20746 
                          'period' => 1,
20747 
                          'port_id' => 0,
20748 
                          'simulinkName' => 'INOUT_LOGIC/reg08_tv',
20749 
                          'source_block' => 'INOUT_LOGIC',
20750 
                          'timingConstraint' => 'none',
20751 
                          'type' => 'Bool',
20752 
                        },
20753 
                        'direction' => 'in',
20754 
                        'hdlType' => 'std_logic',
20755 
                        'width' => 1,
20756 
                      },
20757 
                      'reg09_rd' => {
20758 
                        'attributes' => {
20759 
                          'bin_pt' => 0,
20760 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_rd.dat',
20761 
                          'is_floating_block' => 1,
20762 
                          'is_gateway_port' => 1,
20763 
                          'must_be_hdl_vector' => 1,
20764 
                          'period' => 1,
20765 
                          'port_id' => 0,
20766 
                          'simulinkName' => 'INOUT_LOGIC/reg09_rd',
20767 
                          'source_block' => 'INOUT_LOGIC',
20768 
                          'timingConstraint' => 'none',
20769 
                          'type' => 'UFix_32_0',
20770 
                        },
20771 
                        'direction' => 'out',
20772 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20773 
                        'width' => 32,
20774 
                      },
20775 
                      'reg09_rv' => {
20776 
                        'attributes' => {
20777 
                          'bin_pt' => 0,
20778 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_rv.dat',
20779 
                          'is_floating_block' => 1,
20780 
                          'is_gateway_port' => 1,
20781 
                          'must_be_hdl_vector' => 1,
20782 
                          'period' => 1,
20783 
                          'port_id' => 0,
20784 
                          'simulinkName' => 'INOUT_LOGIC/reg09_rv',
20785 
                          'source_block' => 'INOUT_LOGIC',
20786 
                          'timingConstraint' => 'none',
20787 
                          'type' => 'UFix_1_0',
20788 
                        },
20789 
                        'direction' => 'out',
20790 
                        'hdlType' => 'std_logic',
20791 
                        'width' => 1,
20792 
                      },
20793 
                      'reg09_td' => {
20794 
                        'attributes' => {
20795 
                          'bin_pt' => 0,
20796 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_td.dat',
20797 
                          'is_floating_block' => 1,
20798 
                          'is_gateway_port' => 1,
20799 
                          'must_be_hdl_vector' => 1,
20800 
                          'period' => 1,
20801 
                          'port_id' => 0,
20802 
                          'simulinkName' => 'INOUT_LOGIC/reg09_td',
20803 
                          'source_block' => 'INOUT_LOGIC',
20804 
                          'timingConstraint' => 'none',
20805 
                          'type' => 'UFix_32_0',
20806 
                        },
20807 
                        'direction' => 'in',
20808 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20809 
                        'width' => 32,
20810 
                      },
20811 
                      'reg09_tv' => {
20812 
                        'attributes' => {
20813 
                          'bin_pt' => 0,
20814 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_tv.dat',
20815 
                          'is_floating_block' => 1,
20816 
                          'is_gateway_port' => 1,
20817 
                          'must_be_hdl_vector' => 1,
20818 
                          'period' => 1,
20819 
                          'port_id' => 0,
20820 
                          'simulinkName' => 'INOUT_LOGIC/reg09_tv',
20821 
                          'source_block' => 'INOUT_LOGIC',
20822 
                          'timingConstraint' => 'none',
20823 
                          'type' => 'Bool',
20824 
                        },
20825 
                        'direction' => 'in',
20826 
                        'hdlType' => 'std_logic',
20827 
                        'width' => 1,
20828 
                      },
20829 
                      'reg10_rd' => {
20830 
                        'attributes' => {
20831 
                          'bin_pt' => 0,
20832 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_rd.dat',
20833 
                          'is_floating_block' => 1,
20834 
                          'is_gateway_port' => 1,
20835 
                          'must_be_hdl_vector' => 1,
20836 
                          'period' => 1,
20837 
                          'port_id' => 0,
20838 
                          'simulinkName' => 'INOUT_LOGIC/reg10_rd',
20839 
                          'source_block' => 'INOUT_LOGIC',
20840 
                          'timingConstraint' => 'none',
20841 
                          'type' => 'UFix_32_0',
20842 
                        },
20843 
                        'direction' => 'out',
20844 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20845 
                        'width' => 32,
20846 
                      },
20847 
                      'reg10_rv' => {
20848 
                        'attributes' => {
20849 
                          'bin_pt' => 0,
20850 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_rv.dat',
20851 
                          'is_floating_block' => 1,
20852 
                          'is_gateway_port' => 1,
20853 
                          'must_be_hdl_vector' => 1,
20854 
                          'period' => 1,
20855 
                          'port_id' => 0,
20856 
                          'simulinkName' => 'INOUT_LOGIC/reg10_rv',
20857 
                          'source_block' => 'INOUT_LOGIC',
20858 
                          'timingConstraint' => 'none',
20859 
                          'type' => 'UFix_1_0',
20860 
                        },
20861 
                        'direction' => 'out',
20862 
                        'hdlType' => 'std_logic',
20863 
                        'width' => 1,
20864 
                      },
20865 
                      'reg10_td' => {
20866 
                        'attributes' => {
20867 
                          'bin_pt' => 0,
20868 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_td.dat',
20869 
                          'is_floating_block' => 1,
20870 
                          'is_gateway_port' => 1,
20871 
                          'must_be_hdl_vector' => 1,
20872 
                          'period' => 1,
20873 
                          'port_id' => 0,
20874 
                          'simulinkName' => 'INOUT_LOGIC/reg10_td',
20875 
                          'source_block' => 'INOUT_LOGIC',
20876 
                          'timingConstraint' => 'none',
20877 
                          'type' => 'UFix_32_0',
20878 
                        },
20879 
                        'direction' => 'in',
20880 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20881 
                        'width' => 32,
20882 
                      },
20883 
                      'reg10_tv' => {
20884 
                        'attributes' => {
20885 
                          'bin_pt' => 0,
20886 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_tv.dat',
20887 
                          'is_floating_block' => 1,
20888 
                          'is_gateway_port' => 1,
20889 
                          'must_be_hdl_vector' => 1,
20890 
                          'period' => 1,
20891 
                          'port_id' => 0,
20892 
                          'simulinkName' => 'INOUT_LOGIC/reg10_tv',
20893 
                          'source_block' => 'INOUT_LOGIC',
20894 
                          'timingConstraint' => 'none',
20895 
                          'type' => 'Bool',
20896 
                        },
20897 
                        'direction' => 'in',
20898 
                        'hdlType' => 'std_logic',
20899 
                        'width' => 1,
20900 
                      },
20901 
                      'reg11_rd' => {
20902 
                        'attributes' => {
20903 
                          'bin_pt' => 0,
20904 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_rd.dat',
20905 
                          'is_floating_block' => 1,
20906 
                          'is_gateway_port' => 1,
20907 
                          'must_be_hdl_vector' => 1,
20908 
                          'period' => 1,
20909 
                          'port_id' => 0,
20910 
                          'simulinkName' => 'INOUT_LOGIC/reg11_rd',
20911 
                          'source_block' => 'INOUT_LOGIC',
20912 
                          'timingConstraint' => 'none',
20913 
                          'type' => 'UFix_32_0',
20914 
                        },
20915 
                        'direction' => 'out',
20916 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20917 
                        'width' => 32,
20918 
                      },
20919 
                      'reg11_rv' => {
20920 
                        'attributes' => {
20921 
                          'bin_pt' => 0,
20922 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_rv.dat',
20923 
                          'is_floating_block' => 1,
20924 
                          'is_gateway_port' => 1,
20925 
                          'must_be_hdl_vector' => 1,
20926 
                          'period' => 1,
20927 
                          'port_id' => 0,
20928 
                          'simulinkName' => 'INOUT_LOGIC/reg11_rv',
20929 
                          'source_block' => 'INOUT_LOGIC',
20930 
                          'timingConstraint' => 'none',
20931 
                          'type' => 'UFix_1_0',
20932 
                        },
20933 
                        'direction' => 'out',
20934 
                        'hdlType' => 'std_logic',
20935 
                        'width' => 1,
20936 
                      },
20937 
                      'reg11_td' => {
20938 
                        'attributes' => {
20939 
                          'bin_pt' => 0,
20940 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_td.dat',
20941 
                          'is_floating_block' => 1,
20942 
                          'is_gateway_port' => 1,
20943 
                          'must_be_hdl_vector' => 1,
20944 
                          'period' => 1,
20945 
                          'port_id' => 0,
20946 
                          'simulinkName' => 'INOUT_LOGIC/reg11_td',
20947 
                          'source_block' => 'INOUT_LOGIC',
20948 
                          'timingConstraint' => 'none',
20949 
                          'type' => 'UFix_32_0',
20950 
                        },
20951 
                        'direction' => 'in',
20952 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20953 
                        'width' => 32,
20954 
                      },
20955 
                      'reg11_tv' => {
20956 
                        'attributes' => {
20957 
                          'bin_pt' => 0,
20958 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_tv.dat',
20959 
                          'is_floating_block' => 1,
20960 
                          'is_gateway_port' => 1,
20961 
                          'must_be_hdl_vector' => 1,
20962 
                          'period' => 1,
20963 
                          'port_id' => 0,
20964 
                          'simulinkName' => 'INOUT_LOGIC/reg11_tv',
20965 
                          'source_block' => 'INOUT_LOGIC',
20966 
                          'timingConstraint' => 'none',
20967 
                          'type' => 'Bool',
20968 
                        },
20969 
                        'direction' => 'in',
20970 
                        'hdlType' => 'std_logic',
20971 
                        'width' => 1,
20972 
                      },
20973 
                      'reg12_rd' => {
20974 
                        'attributes' => {
20975 
                          'bin_pt' => 0,
20976 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_rd.dat',
20977 
                          'is_floating_block' => 1,
20978 
                          'is_gateway_port' => 1,
20979 
                          'must_be_hdl_vector' => 1,
20980 
                          'period' => 1,
20981 
                          'port_id' => 0,
20982 
                          'simulinkName' => 'INOUT_LOGIC/reg12_rd',
20983 
                          'source_block' => 'INOUT_LOGIC',
20984 
                          'timingConstraint' => 'none',
20985 
                          'type' => 'UFix_32_0',
20986 
                        },
20987 
                        'direction' => 'out',
20988 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20989 
                        'width' => 32,
20990 
                      },
20991 
                      'reg12_rv' => {
20992 
                        'attributes' => {
20993 
                          'bin_pt' => 0,
20994 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_rv.dat',
20995 
                          'is_floating_block' => 1,
20996 
                          'is_gateway_port' => 1,
20997 
                          'must_be_hdl_vector' => 1,
20998 
                          'period' => 1,
20999 
                          'port_id' => 0,
21000 
                          'simulinkName' => 'INOUT_LOGIC/reg12_rv',
21001 
                          'source_block' => 'INOUT_LOGIC',
21002 
                          'timingConstraint' => 'none',
21003 
                          'type' => 'UFix_1_0',
21004 
                        },
21005 
                        'direction' => 'out',
21006 
                        'hdlType' => 'std_logic',
21007 
                        'width' => 1,
21008 
                      },
21009 
                      'reg12_td' => {
21010 
                        'attributes' => {
21011 
                          'bin_pt' => 0,
21012 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_td.dat',
21013 
                          'is_floating_block' => 1,
21014 
                          'is_gateway_port' => 1,
21015 
                          'must_be_hdl_vector' => 1,
21016 
                          'period' => 1,
21017 
                          'port_id' => 0,
21018 
                          'simulinkName' => 'INOUT_LOGIC/reg12_td',
21019 
                          'source_block' => 'INOUT_LOGIC',
21020 
                          'timingConstraint' => 'none',
21021 
                          'type' => 'UFix_32_0',
21022 
                        },
21023 
                        'direction' => 'in',
21024 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
21025 
                        'width' => 32,
21026 
                      },
21027 
                      'reg12_tv' => {
21028 
                        'attributes' => {
21029 
                          'bin_pt' => 0,
21030 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_tv.dat',
21031 
                          'is_floating_block' => 1,
21032 
                          'is_gateway_port' => 1,
21033 
                          'must_be_hdl_vector' => 1,
21034 
                          'period' => 1,
21035 
                          'port_id' => 0,
21036 
                          'simulinkName' => 'INOUT_LOGIC/reg12_tv',
21037 
                          'source_block' => 'INOUT_LOGIC',
21038 
                          'timingConstraint' => 'none',
21039 
                          'type' => 'Bool',
21040 
                        },
21041 
                        'direction' => 'in',
21042 
                        'hdlType' => 'std_logic',
21043 
                        'width' => 1,
21044 
                      },
21045 
                      'reg13_rd' => {
21046 
                        'attributes' => {
21047 
                          'bin_pt' => 0,
21048 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_rd.dat',
21049 
                          'is_floating_block' => 1,
21050 
                          'is_gateway_port' => 1,
21051 
                          'must_be_hdl_vector' => 1,
21052 
                          'period' => 1,
21053 
                          'port_id' => 0,
21054 
                          'simulinkName' => 'INOUT_LOGIC/reg13_rd',
21055 
                          'source_block' => 'INOUT_LOGIC',
21056 
                          'timingConstraint' => 'none',
21057 
                          'type' => 'UFix_32_0',
21058 
                        },
21059 
                        'direction' => 'out',
21060 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
21061 
                        'width' => 32,
21062 
                      },
21063 
                      'reg13_rv' => {
21064 
                        'attributes' => {
21065 
                          'bin_pt' => 0,
21066 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_rv.dat',
21067 
                          'is_floating_block' => 1,
21068 
                          'is_gateway_port' => 1,
21069 
                          'must_be_hdl_vector' => 1,
21070 
                          'period' => 1,
21071 
                          'port_id' => 0,
21072 
                          'simulinkName' => 'INOUT_LOGIC/reg13_rv',
21073 
                          'source_block' => 'INOUT_LOGIC',
21074 
                          'timingConstraint' => 'none',
21075 
                          'type' => 'UFix_1_0',
21076 
                        },
21077 
                        'direction' => 'out',
21078 
                        'hdlType' => 'std_logic',
21079 
                        'width' => 1,
21080 
                      },
21081 
                      'reg13_td' => {
21082 
                        'attributes' => {
21083 
                          'bin_pt' => 0,
21084 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_td.dat',
21085 
                          'is_floating_block' => 1,
21086 
                          'is_gateway_port' => 1,
21087 
                          'must_be_hdl_vector' => 1,
21088 
                          'period' => 1,
21089 
                          'port_id' => 0,
21090 
                          'simulinkName' => 'INOUT_LOGIC/reg13_td',
21091 
                          'source_block' => 'INOUT_LOGIC',
21092 
                          'timingConstraint' => 'none',
21093 
                          'type' => 'UFix_32_0',
21094 
                        },
21095 
                        'direction' => 'in',
21096 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
21097 
                        'width' => 32,
21098 
                      },
21099 
                      'reg13_tv' => {
21100 
                        'attributes' => {
21101 
                          'bin_pt' => 0,
21102 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_tv.dat',
21103 
                          'is_floating_block' => 1,
21104 
                          'is_gateway_port' => 1,
21105 
                          'must_be_hdl_vector' => 1,
21106 
                          'period' => 1,
21107 
                          'port_id' => 0,
21108 
                          'simulinkName' => 'INOUT_LOGIC/reg13_tv',
21109 
                          'source_block' => 'INOUT_LOGIC',
21110 
                          'timingConstraint' => 'none',
21111 
                          'type' => 'Bool',
21112 
                        },
21113 
                        'direction' => 'in',
21114 
                        'hdlType' => 'std_logic',
21115 
                        'width' => 1,
21116 
                      },
21117 
                      'reg14_rd' => {
21118 
                        'attributes' => {
21119 
                          'bin_pt' => 0,
21120 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_rd.dat',
21121 
                          'is_floating_block' => 1,
21122 
                          'is_gateway_port' => 1,
21123 
                          'must_be_hdl_vector' => 1,
21124 
                          'period' => 1,
21125 
                          'port_id' => 0,
21126 
                          'simulinkName' => 'INOUT_LOGIC/reg14_rd',
21127 
                          'source_block' => 'INOUT_LOGIC',
21128 
                          'timingConstraint' => 'none',
21129 
                          'type' => 'UFix_32_0',
21130 
                        },
21131 
                        'direction' => 'out',
21132 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
21133 
                        'width' => 32,
21134 
                      },
21135 
                      'reg14_rv' => {
21136 
                        'attributes' => {
21137 
                          'bin_pt' => 0,
21138 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_rv.dat',
21139 
                          'is_floating_block' => 1,
21140 
                          'is_gateway_port' => 1,
21141 
                          'must_be_hdl_vector' => 1,
21142 
                          'period' => 1,
21143 
                          'port_id' => 0,
21144 
                          'simulinkName' => 'INOUT_LOGIC/reg14_rv',
21145 
                          'source_block' => 'INOUT_LOGIC',
21146 
                          'timingConstraint' => 'none',
21147 
                          'type' => 'UFix_1_0',
21148 
                        },
21149 
                        'direction' => 'out',
21150 
                        'hdlType' => 'std_logic',
21151 
                        'width' => 1,
21152 
                      },
21153 
                      'reg14_td' => {
21154 
                        'attributes' => {
21155 
                          'bin_pt' => 0,
21156 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_td.dat',
21157 
                          'is_floating_block' => 1,
21158 
                          'is_gateway_port' => 1,
21159 
                          'must_be_hdl_vector' => 1,
21160 
                          'period' => 1,
21161 
                          'port_id' => 0,
21162 
                          'simulinkName' => 'INOUT_LOGIC/reg14_td',
21163 
                          'source_block' => 'INOUT_LOGIC',
21164 
                          'timingConstraint' => 'none',
21165 
                          'type' => 'UFix_32_0',
21166 
                        },
21167 
                        'direction' => 'in',
21168 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
21169 
                        'width' => 32,
21170 
                      },
21171 
                      'reg14_tv' => {
21172 
                        'attributes' => {
21173 
                          'bin_pt' => 0,
21174 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_tv.dat',
21175 
                          'is_floating_block' => 1,
21176 
                          'is_gateway_port' => 1,
21177 
                          'must_be_hdl_vector' => 1,
21178 
                          'period' => 1,
21179 
                          'port_id' => 0,
21180 
                          'simulinkName' => 'INOUT_LOGIC/reg14_tv',
21181 
                          'source_block' => 'INOUT_LOGIC',
21182 
                          'timingConstraint' => 'none',
21183 
                          'type' => 'Bool',
21184 
                        },
21185 
                        'direction' => 'in',
21186 
                        'hdlType' => 'std_logic',
21187 
                        'width' => 1,
21188 
                      },
21189 
                    },
21190 
                  },
21191 
                  'entityName' => 'inout_logic',
21192 
                },
21193 
                'persistentdff_inst' => {
21194 
                  'connections' => {
21195 
                    'clk' => 'clkNet',
21196 
                    'd' => 'persistentdff_inst_q',
21197 
                    'q' => 'persistentdff_inst_q',
21198 
                  },
21199 
                  'entity' => {
21200 
                    'attributes' => {
21201 
                      'entityAlreadyNetlisted' => 1,
21202 
                      'hdlCompAttributes' => [
21203 
                        [
21204 
                          'syn_black_box',
21205 
                          'boolean',
21206 
                          'true',
21207 
                        ],
21208 
                        [
21209 
                          'box_type',
21210 
                          'string',
21211 
                          '"black_box"',
21212 
                        ],
21213 
                      ],
21214 
                      'is_persistent_dff' => 1,
21215 
                      'needsComponentDeclaration' => 1,
21216 
                    },
21217 
                    'entityName' => 'xlpersistentdff',
21218 
                    'ports' => {
21219 
                      'clk' => {
21220 
                        'direction' => 'in',
21221 
                        'hdlType' => 'std_logic',
21222 
                        'width' => 1,
21223 
                      },
21224 
                      'd' => {
21225 
                        'direction' => 'in',
21226 
                        'hdlType' => 'std_logic',
21227 
                        'width' => 1,
21228 
                      },
21229 
                      'q' => {
21230 
                        'direction' => 'out',
21231 
                        'hdlType' => 'std_logic',
21232 
                        'width' => 1,
21233 
                      },
21234 
                    },
21235 
                  },
21236 
                  'entityName' => 'xlpersistentdff',
21237 
                },
21238 
              },
21239 
            },
21240 
            'entityName' => 'inout_logic_cw',
21241 
          },
21242 
          'top_level_1' => {
21243 
            'connections' => {
21244 
              'bram_rd_addr' => 'x_x63',
21245 
              'bram_rd_dout' => 'x_x64',
21246 
              'bram_wr_addr' => 'x_x65',
21247 
              'bram_wr_din' => 'x_x66',
21248 
              'bram_wr_en' => 'x_x67',
21249 
              'ce' => 'x_x68',
21250 
              'clk' => 'x_x69',
21251 
              'fifo_rd_count' => 'x_x70',
21252 
              'fifo_rd_dout' => 'x_x71',
21253 
              'fifo_rd_empty' => 'x_x72',
21254 
              'fifo_rd_en' => 'x_x73',
21255 
              'fifo_rd_pempty' => 'x_x74',
21256 
              'fifo_rd_valid' => 'x_x75',
21257 
              'fifo_wr_count' => 'x_x76',
21258 
              'fifo_wr_din' => 'x_x77',
21259 
              'fifo_wr_en' => 'x_x78',
21260 
              'fifo_wr_full' => 'x_x79',
21261 
              'fifo_wr_pfull' => 'x_x80',
21262 
              'from_register10_data_out' => 'from_register10_data_out_x0',
21263 
              'from_register11_data_out' => 'from_register11_data_out_x0',
21264 
              'from_register12_data_out' => 'from_register12_data_out_x0',
21265 
              'from_register13_data_out' => 'from_register13_data_out_x0',
21266 
              'from_register14_data_out' => 'from_register14_data_out_x0',
21267 
              'from_register15_data_out' => 'from_register15_data_out_x0',
21268 
              'from_register16_data_out' => 'from_register16_data_out_x0',
21269 
              'from_register17_data_out' => 'from_register17_data_out_x0',
21270 
              'from_register18_data_out' => 'from_register18_data_out_x0',
21271 
              'from_register19_data_out' => 'from_register19_data_out_x0',
21272 
              'from_register1_data_out' => 'from_register1_data_out_x0',
21273 
              'from_register20_data_out' => 'from_register20_data_out_x0',
21274 
              'from_register21_data_out' => 'from_register21_data_out_x0',
21275 
              'from_register22_data_out' => 'from_register22_data_out_x0',
21276 
              'from_register23_data_out' => 'from_register23_data_out_x0',
21277 
              'from_register24_data_out' => 'from_register24_data_out_x0',
21278 
              'from_register25_data_out' => 'from_register25_data_out_x0',
21279 
              'from_register26_data_out' => 'from_register26_data_out_x0',
21280 
              'from_register27_data_out' => 'from_register27_data_out_x0',
21281 
              'from_register28_data_out' => 'from_register28_data_out_x0',
21282 
              'from_register29_data_out' => 'from_register29_data_out',
21283 
              'from_register2_data_out' => 'from_register2_data_out_x0',
21284 
              'from_register30_data_out' => 'from_register30_data_out',
21285 
              'from_register31_data_out' => 'from_register31_data_out',
21286 
              'from_register32_data_out' => 'from_register32_data_out',
21287 
              'from_register33_data_out' => 'from_register33_data_out',
21288 
              'from_register3_data_out' => 'from_register3_data_out_x0',
21289 
              'from_register4_data_out' => 'from_register4_data_out_x0',
21290 
              'from_register5_data_out' => 'from_register5_data_out_x0',
21291 
              'from_register6_data_out' => 'from_register6_data_out_x0',
21292 
              'from_register7_data_out' => 'from_register7_data_out_x0',
21293 
              'from_register8_data_out' => 'from_register8_data_out_x0',
21294 
              'from_register9_data_out' => 'from_register9_data_out_x0',
21295 
              'from_register_data_out' => 'from_register_data_out',
21296 
              'rst_i' => 'x_x81',
21297 
              'rst_o' => 'x_x82',
21298 
              'to_register10_ce' => 'sysgen_dut_to_register10_ce_x0',
21299 
              'to_register10_clk' => 'sysgen_dut_to_register10_clk_x0',
21300 
              'to_register10_clr' => 'sysgen_dut_to_register10_clr_x0',
21301 
              'to_register10_data_in' => 'sysgen_dut_to_register10_data_in_x0',
21302 
              'to_register10_dout' => 'from_register9_data_out',
21303 
              'to_register10_en' => 'sysgen_dut_to_register10_en_x0',
21304 
              'to_register11_ce' => 'sysgen_dut_to_register11_ce_x0',
21305 
              'to_register11_clk' => 'sysgen_dut_to_register11_clk_x0',
21306 
              'to_register11_clr' => 'sysgen_dut_to_register11_clr_x0',
21307 
              'to_register11_data_in' => 'sysgen_dut_to_register11_data_in_x0',
21308 
              'to_register11_dout' => 'from_register12_data_out',
21309 
              'to_register11_en' => 'sysgen_dut_to_register11_en_x0',
21310 
              'to_register12_ce' => 'sysgen_dut_to_register12_ce_x0',
21311 
              'to_register12_clk' => 'sysgen_dut_to_register12_clk_x0',
21312 
              'to_register12_clr' => 'sysgen_dut_to_register12_clr_x0',
21313 
              'to_register12_data_in' => 'sysgen_dut_to_register12_data_in_x0',
21314 
              'to_register12_dout' => 'from_register14_data_out',
21315 
              'to_register12_en' => 'sysgen_dut_to_register12_en_x0',
21316 
              'to_register13_ce' => 'sysgen_dut_to_register13_ce_x0',
21317 
              'to_register13_clk' => 'sysgen_dut_to_register13_clk_x0',
21318 
              'to_register13_clr' => 'sysgen_dut_to_register13_clr_x0',
21319 
              'to_register13_data_in' => 'sysgen_dut_to_register13_data_in_x0',
21320 
              'to_register13_dout' => 'from_register13_data_out',
21321 
              'to_register13_en' => 'sysgen_dut_to_register13_en_x0',
21322 
              'to_register14_ce' => 'sysgen_dut_to_register14_ce_x0',
21323 
              'to_register14_clk' => 'sysgen_dut_to_register14_clk_x0',
21324 
              'to_register14_clr' => 'sysgen_dut_to_register14_clr_x0',
21325 
              'to_register14_data_in' => 'sysgen_dut_to_register14_data_in_x0',
21326 
              'to_register14_dout' => 'from_register16_data_out',
21327 
              'to_register14_en' => 'sysgen_dut_to_register14_en_x0',
21328 
              'to_register15_ce' => 'sysgen_dut_to_register15_ce_x0',
21329 
              'to_register15_clk' => 'sysgen_dut_to_register15_clk_x0',
21330 
              'to_register15_clr' => 'sysgen_dut_to_register15_clr_x0',
21331 
              'to_register15_data_in' => 'sysgen_dut_to_register15_data_in_x0',
21332 
              'to_register15_dout' => 'from_register15_data_out',
21333 
              'to_register15_en' => 'sysgen_dut_to_register15_en_x0',
21334 
              'to_register16_ce' => 'sysgen_dut_to_register16_ce_x0',
21335 
              'to_register16_clk' => 'sysgen_dut_to_register16_clk_x0',
21336 
              'to_register16_clr' => 'sysgen_dut_to_register16_clr_x0',
21337 
              'to_register16_data_in' => 'sysgen_dut_to_register16_data_in_x0',
21338 
              'to_register16_dout' => 'from_register18_data_out',
21339 
              'to_register16_en' => 'sysgen_dut_to_register16_en_x0',
21340 
              'to_register17_ce' => 'sysgen_dut_to_register17_ce_x0',
21341 
              'to_register17_clk' => 'sysgen_dut_to_register17_clk_x0',
21342 
              'to_register17_clr' => 'sysgen_dut_to_register17_clr_x0',
21343 
              'to_register17_data_in' => 'sysgen_dut_to_register17_data_in_x0',
21344 
              'to_register17_dout' => 'from_register17_data_out',
21345 
              'to_register17_en' => 'sysgen_dut_to_register17_en_x0',
21346 
              'to_register18_ce' => 'sysgen_dut_to_register18_ce_x0',
21347 
              'to_register18_clk' => 'sysgen_dut_to_register18_clk_x0',
21348 
              'to_register18_clr' => 'sysgen_dut_to_register18_clr_x0',
21349 
              'to_register18_data_in' => 'sysgen_dut_to_register18_data_in_x0',
21350 
              'to_register18_dout' => 'from_register20_data_out',
21351 
              'to_register18_en' => 'sysgen_dut_to_register18_en_x0',
21352 
              'to_register19_ce' => 'sysgen_dut_to_register19_ce_x0',
21353 
              'to_register19_clk' => 'sysgen_dut_to_register19_clk_x0',
21354 
              'to_register19_clr' => 'sysgen_dut_to_register19_clr_x0',
21355 
              'to_register19_data_in' => 'sysgen_dut_to_register19_data_in_x0',
21356 
              'to_register19_dout' => 'from_register19_data_out',
21357 
              'to_register19_en' => 'sysgen_dut_to_register19_en_x0',
21358 
              'to_register1_ce' => 'sysgen_dut_to_register1_ce_x0',
21359 
              'to_register1_clk' => 'sysgen_dut_to_register1_clk_x0',
21360 
              'to_register1_clr' => 'sysgen_dut_to_register1_clr_x0',
21361 
              'to_register1_data_in' => 'sysgen_dut_to_register1_data_in_x0',
21362 
              'to_register1_dout' => 'from_register1_data_out',
21363 
              'to_register1_en' => 'sysgen_dut_to_register1_en_x0',
21364 
              'to_register20_ce' => 'sysgen_dut_to_register20_ce_x0',
21365 
              'to_register20_clk' => 'sysgen_dut_to_register20_clk_x0',
21366 
              'to_register20_clr' => 'sysgen_dut_to_register20_clr_x0',
21367 
              'to_register20_data_in' => 'sysgen_dut_to_register20_data_in_x0',
21368 
              'to_register20_dout' => 'from_register22_data_out',
21369 
              'to_register20_en' => 'sysgen_dut_to_register20_en_x0',
21370 
              'to_register21_ce' => 'sysgen_dut_to_register21_ce_x0',
21371 
              'to_register21_clk' => 'sysgen_dut_to_register21_clk_x0',
21372 
              'to_register21_clr' => 'sysgen_dut_to_register21_clr_x0',
21373 
              'to_register21_data_in' => 'sysgen_dut_to_register21_data_in_x0',
21374 
              'to_register21_dout' => 'from_register21_data_out',
21375 
              'to_register21_en' => 'sysgen_dut_to_register21_en_x0',
21376 
              'to_register22_ce' => 'sysgen_dut_to_register22_ce_x0',
21377 
              'to_register22_clk' => 'sysgen_dut_to_register22_clk_x0',
21378 
              'to_register22_clr' => 'sysgen_dut_to_register22_clr_x0',
21379 
              'to_register22_data_in' => 'sysgen_dut_to_register22_data_in_x0',
21380 
              'to_register22_dout' => 'from_register24_data_out',
21381 
              'to_register22_en' => 'sysgen_dut_to_register22_en_x0',
21382 
              'to_register23_ce' => 'sysgen_dut_to_register23_ce_x0',
21383 
              'to_register23_clk' => 'sysgen_dut_to_register23_clk_x0',
21384 
              'to_register23_clr' => 'sysgen_dut_to_register23_clr_x0',
21385 
              'to_register23_data_in' => 'sysgen_dut_to_register23_data_in_x0',
21386 
              'to_register23_dout' => 'from_register23_data_out',
21387 
              'to_register23_en' => 'sysgen_dut_to_register23_en_x0',
21388 
              'to_register24_ce' => 'sysgen_dut_to_register24_ce_x0',
21389 
              'to_register24_clk' => 'sysgen_dut_to_register24_clk_x0',
21390 
              'to_register24_clr' => 'sysgen_dut_to_register24_clr_x0',
21391 
              'to_register24_data_in' => 'sysgen_dut_to_register24_data_in_x0',
21392 
              'to_register24_dout' => 'from_register26_data_out',
21393 
              'to_register24_en' => 'sysgen_dut_to_register24_en_x0',
21394 
              'to_register25_ce' => 'sysgen_dut_to_register25_ce_x0',
21395 
              'to_register25_clk' => 'sysgen_dut_to_register25_clk_x0',
21396 
              'to_register25_clr' => 'sysgen_dut_to_register25_clr_x0',
21397 
              'to_register25_data_in' => 'sysgen_dut_to_register25_data_in_x0',
21398 
              'to_register25_dout' => 'from_register25_data_out',
21399 
              'to_register25_en' => 'sysgen_dut_to_register25_en_x0',
21400 
              'to_register26_ce' => 'sysgen_dut_to_register26_ce_x0',
21401 
              'to_register26_clk' => 'sysgen_dut_to_register26_clk_x0',
21402 
              'to_register26_clr' => 'sysgen_dut_to_register26_clr_x0',
21403 
              'to_register26_data_in' => 'sysgen_dut_to_register26_data_in_x0',
21404 
              'to_register26_dout' => 'from_register28_data_out',
21405 
              'to_register26_en' => 'sysgen_dut_to_register26_en_x0',
21406 
              'to_register27_ce' => 'sysgen_dut_to_register27_ce_x0',
21407 
              'to_register27_clk' => 'sysgen_dut_to_register27_clk_x0',
21408 
              'to_register27_clr' => 'sysgen_dut_to_register27_clr_x0',
21409 
              'to_register27_data_in' => 'sysgen_dut_to_register27_data_in_x0',
21410 
              'to_register27_dout' => 'from_register27_data_out',
21411 
              'to_register27_en' => 'sysgen_dut_to_register27_en_x0',
21412 
              'to_register2_ce' => 'sysgen_dut_to_register2_ce_x0',
21413 
              'to_register2_clk' => 'sysgen_dut_to_register2_clk_x0',
21414 
              'to_register2_clr' => 'sysgen_dut_to_register2_clr_x0',
21415 
              'to_register2_data_in' => 'sysgen_dut_to_register2_data_in_x0',
21416 
              'to_register2_dout' => 'from_register5_data_out',
21417 
              'to_register2_en' => 'sysgen_dut_to_register2_en_x0',
21418 
              'to_register3_ce' => 'sysgen_dut_to_register3_ce_x0',
21419 
              'to_register3_clk' => 'sysgen_dut_to_register3_clk_x0',
21420 
              'to_register3_clr' => 'sysgen_dut_to_register3_clr_x0',
21421 
              'to_register3_data_in' => 'sysgen_dut_to_register3_data_in_x0',
21422 
              'to_register3_dout' => 'from_register7_data_out',
21423 
              'to_register3_en' => 'sysgen_dut_to_register3_en_x0',
21424 
              'to_register4_ce' => 'sysgen_dut_to_register4_ce_x0',
21425 
              'to_register4_clk' => 'sysgen_dut_to_register4_clk_x0',
21426 
              'to_register4_clr' => 'sysgen_dut_to_register4_clr_x0',
21427 
              'to_register4_data_in' => 'sysgen_dut_to_register4_data_in_x0',
21428 
              'to_register4_dout' => 'from_register2_data_out',
21429 
              'to_register4_en' => 'sysgen_dut_to_register4_en_x0',
21430 
              'to_register5_ce' => 'sysgen_dut_to_register5_ce_x0',
21431 
              'to_register5_clk' => 'sysgen_dut_to_register5_clk_x0',
21432 
              'to_register5_clr' => 'sysgen_dut_to_register5_clr_x0',
21433 
              'to_register5_data_in' => 'sysgen_dut_to_register5_data_in_x0',
21434 
              'to_register5_dout' => 'from_register6_data_out',
21435 
              'to_register5_en' => 'sysgen_dut_to_register5_en_x0',
21436 
              'to_register6_ce' => 'sysgen_dut_to_register6_ce_x0',
21437 
              'to_register6_clk' => 'sysgen_dut_to_register6_clk_x0',
21438 
              'to_register6_clr' => 'sysgen_dut_to_register6_clr_x0',
21439 
              'to_register6_data_in' => 'sysgen_dut_to_register6_data_in_x0',
21440 
              'to_register6_dout' => 'from_register8_data_out',
21441 
              'to_register6_en' => 'sysgen_dut_to_register6_en_x0',
21442 
              'to_register7_ce' => 'sysgen_dut_to_register7_ce_x0',
21443 
              'to_register7_clk' => 'sysgen_dut_to_register7_clk_x0',
21444 
              'to_register7_clr' => 'sysgen_dut_to_register7_clr_x0',
21445 
              'to_register7_data_in' => 'sysgen_dut_to_register7_data_in_x0',
21446 
              'to_register7_dout' => 'from_register4_data_out',
21447 
              'to_register7_en' => 'sysgen_dut_to_register7_en_x0',
21448 
              'to_register8_ce' => 'sysgen_dut_to_register8_ce_x0',
21449 
              'to_register8_clk' => 'sysgen_dut_to_register8_clk_x0',
21450 
              'to_register8_clr' => 'sysgen_dut_to_register8_clr_x0',
21451 
              'to_register8_data_in' => 'sysgen_dut_to_register8_data_in_x0',
21452 
              'to_register8_dout' => 'from_register10_data_out',
21453 
              'to_register8_en' => 'sysgen_dut_to_register8_en_x0',
21454 
              'to_register9_ce' => 'sysgen_dut_to_register9_ce_x0',
21455 
              'to_register9_clk' => 'sysgen_dut_to_register9_clk_x0',
21456 
              'to_register9_clr' => 'sysgen_dut_to_register9_clr_x0',
21457 
              'to_register9_data_in' => 'sysgen_dut_to_register9_data_in_x0',
21458 
              'to_register9_dout' => 'from_register11_data_out',
21459 
              'to_register9_en' => 'sysgen_dut_to_register9_en_x0',
21460 
              'to_register_ce' => 'sysgen_dut_to_register_ce',
21461 
              'to_register_clk' => 'sysgen_dut_to_register_clk',
21462 
              'to_register_clr' => 'sysgen_dut_to_register_clr',
21463 
              'to_register_data_in' => 'sysgen_dut_to_register_data_in',
21464 
              'to_register_dout' => 'from_register3_data_out',
21465 
              'to_register_en' => 'sysgen_dut_to_register_en',
21466 
              'user_int_1o' => 'x_x83',
21467 
              'user_int_2o' => 'x_x84',
21468 
              'user_int_3o' => 'x_x85',
21469 
            },
21470 
            'entity' => {
21471 
              'attributes' => {
21472 
                'entityAlreadyNetlisted' => 1,
21473 
                'hdlArchAttributes' => [
21474 
                ],
21475 
                'hdlCompAttributes' => [
21476 
                  [
21477 
                    'syn_black_box',
21478 
                    'boolean',
21479 
                    'true',
21480 
                  ],
21481 
                  [
21482 
                    'box_type',
21483 
                    'string',
21484 
                    '"black_box"',
21485 
                  ],
21486 
                ],
21487 
                'hdlEntityAttributes' => [
21488 
                ],
21489 
                'isClkWrapper' => 1,
21490 
                'needsComponentDeclaration' => 1,
21491 
              },
21492 
              'connections' => {
21493 
                'bram_rd_addr' => 'bram_rd_addr_net',
21494 
                'bram_rd_dout' => 'bram_rd_dout_net',
21495 
                'bram_wr_addr' => 'bram_wr_addr_net',
21496 
                'bram_wr_din' => 'bram_wr_din_net',
21497 
                'bram_wr_en' => 'bram_wr_en_net',
21498 
                'clk' => 'clkNet',
21499 
                'fifo_rd_count' => 'fifo_rd_count_net',
21500 
                'fifo_rd_dout' => 'fifo_rd_dout_net',
21501 
                'fifo_rd_empty' => 'fifo_rd_empty_net',
21502 
                'fifo_rd_en' => 'fifo_rd_en_net',
21503 
                'fifo_rd_pempty' => 'fifo_rd_pempty_net',
21504 
                'fifo_rd_valid' => 'fifo_rd_valid_net',
21505 
                'fifo_wr_count' => 'fifo_wr_count_net',
21506 
                'fifo_wr_din' => 'fifo_wr_din_net',
21507 
                'fifo_wr_en' => 'fifo_wr_en_net',
21508 
                'fifo_wr_full' => 'fifo_wr_full_net',
21509 
                'fifo_wr_pfull' => 'fifo_wr_pfull_net',
21510 
                'from_register10_data_out' => 'data_out_x1_net',
21511 
                'from_register11_data_out' => 'data_out_x2_net',
21512 
                'from_register12_data_out' => 'data_out_x3_net',
21513 
                'from_register13_data_out' => 'data_out_x4_net',
21514 
                'from_register14_data_out' => 'data_out_x5_net',
21515 
                'from_register15_data_out' => 'from_register15_data_out_net',
21516 
                'from_register16_data_out' => 'from_register16_data_out_net',
21517 
                'from_register17_data_out' => 'data_out_x8_net',
21518 
                'from_register18_data_out' => 'data_out_x9_net',
21519 
                'from_register19_data_out' => 'from_register19_data_out_net',
21520 
                'from_register1_data_out' => 'from_register1_data_out_net',
21521 
                'from_register20_data_out' => 'data_out_x12_net',
21522 
                'from_register21_data_out' => 'data_out_x13_net',
21523 
                'from_register22_data_out' => 'data_out_x14_net',
21524 
                'from_register23_data_out' => 'data_out_x15_net',
21525 
                'from_register24_data_out' => 'data_out_x16_net',
21526 
                'from_register25_data_out' => 'data_out_x17_net',
21527 
                'from_register26_data_out' => 'data_out_x18_net',
21528 
                'from_register27_data_out' => 'data_out_x19_net',
21529 
                'from_register28_data_out' => 'data_out_x20_net',
21530 
                'from_register29_data_out' => 'data_out_x21_net',
21531 
                'from_register2_data_out' => 'from_register2_data_out_net',
21532 
                'from_register30_data_out' => 'data_out_x23_net',
21533 
                'from_register31_data_out' => 'data_out_x24_net',
21534 
                'from_register32_data_out' => 'data_out_x25_net',
21535 
                'from_register33_data_out' => 'data_out_x26_net',
21536 
                'from_register3_data_out' => 'data_out_x22_net',
21537 
                'from_register4_data_out' => 'data_out_x27_net',
21538 
                'from_register5_data_out' => 'data_out_x28_net',
21539 
                'from_register6_data_out' => 'data_out_x29_net',
21540 
                'from_register7_data_out' => 'data_out_x30_net',
21541 
                'from_register8_data_out' => 'data_out_x31_net',
21542 
                'from_register9_data_out' => 'data_out_x32_net',
21543 
                'from_register_data_out' => 'from_register_data_out_net',
21544 
                'rst_i' => 'rst_i_net',
21545 
                'rst_o' => 'rst_o_net',
21546 
                'to_register10_ce' => 'ce_1_sg_x0',
21547 
                'to_register10_clk' => 'clk_1_sg_x0',
21548 
                'to_register10_clr' => [
21549 
                  'constant',
21550 
                  '\'0\'',
21551 
                ],
21552 
                'to_register10_data_in' => 'data_in_x1_net',
21553 
                'to_register10_dout' => 'to_register10_dout_net',
21554 
                'to_register10_en' => 'constant6_op_net_x2',
21555 
                'to_register11_ce' => 'ce_1_sg_x0',
21556 
                'to_register11_clk' => 'clk_1_sg_x0',
21557 
                'to_register11_clr' => [
21558 
                  'constant',
21559 
                  '\'0\'',
21560 
                ],
21561 
                'to_register11_data_in' => 'data_in_x2_net',
21562 
                'to_register11_dout' => 'to_register11_dout_net',
21563 
                'to_register11_en' => 'constant6_op_net_x3',
21564 
                'to_register12_ce' => 'ce_1_sg_x0',
21565 
                'to_register12_clk' => 'clk_1_sg_x0',
21566 
                'to_register12_clr' => [
21567 
                  'constant',
21568 
                  '\'0\'',
21569 
                ],
21570 
                'to_register12_data_in' => 'data_in_x3_net',
21571 
                'to_register12_dout' => 'to_register12_dout_net',
21572 
                'to_register12_en' => 'constant6_op_net_x4',
21573 
                'to_register13_ce' => 'ce_1_sg_x0',
21574 
                'to_register13_clk' => 'clk_1_sg_x0',
21575 
                'to_register13_clr' => [
21576 
                  'constant',
21577 
                  '\'0\'',
21578 
                ],
21579 
                'to_register13_data_in' => 'data_in_x4_net',
21580 
                'to_register13_dout' => 'to_register13_dout_net',
21581 
                'to_register13_en' => 'constant6_op_net_x5',
21582 
                'to_register14_ce' => 'ce_1_sg_x0',
21583 
                'to_register14_clk' => 'clk_1_sg_x0',
21584 
                'to_register14_clr' => [
21585 
                  'constant',
21586 
                  '\'0\'',
21587 
                ],
21588 
                'to_register14_data_in' => 'data_in_x5_net',
21589 
                'to_register14_dout' => 'to_register14_dout_net',
21590 
                'to_register14_en' => 'constant6_op_net_x6',
21591 
                'to_register15_ce' => 'ce_1_sg_x0',
21592 
                'to_register15_clk' => 'clk_1_sg_x0',
21593 
                'to_register15_clr' => [
21594 
                  'constant',
21595 
                  '\'0\'',
21596 
                ],
21597 
                'to_register15_data_in' => 'data_in_x6_net',
21598 
                'to_register15_dout' => 'to_register15_dout_net',
21599 
                'to_register15_en' => 'constant6_op_net_x7',
21600 
                'to_register16_ce' => 'ce_1_sg_x0',
21601 
                'to_register16_clk' => 'clk_1_sg_x0',
21602 
                'to_register16_clr' => [
21603 
                  'constant',
21604 
                  '\'0\'',
21605 
                ],
21606 
                'to_register16_data_in' => 'data_in_x7_net',
21607 
                'to_register16_dout' => 'to_register16_dout_net',
21608 
                'to_register16_en' => 'constant6_op_net_x8',
21609 
                'to_register17_ce' => 'ce_1_sg_x0',
21610 
                'to_register17_clk' => 'clk_1_sg_x0',
21611 
                'to_register17_clr' => [
21612 
                  'constant',
21613 
                  '\'0\'',
21614 
                ],
21615 
                'to_register17_data_in' => 'data_in_x8_net',
21616 
                'to_register17_dout' => 'to_register17_dout_net',
21617 
                'to_register17_en' => 'constant6_op_net_x9',
21618 
                'to_register18_ce' => 'ce_1_sg_x0',
21619 
                'to_register18_clk' => 'clk_1_sg_x0',
21620 
                'to_register18_clr' => [
21621 
                  'constant',
21622 
                  '\'0\'',
21623 
                ],
21624 
                'to_register18_data_in' => 'data_in_x9_net',
21625 
                'to_register18_dout' => 'to_register18_dout_net',
21626 
                'to_register18_en' => 'constant6_op_net_x10',
21627 
                'to_register19_ce' => 'ce_1_sg_x0',
21628 
                'to_register19_clk' => 'clk_1_sg_x0',
21629 
                'to_register19_clr' => [
21630 
                  'constant',
21631 
                  '\'0\'',
21632 
                ],
21633 
                'to_register19_data_in' => 'data_in_x10_net',
21634 
                'to_register19_dout' => 'to_register19_dout_net',
21635 
                'to_register19_en' => 'constant6_op_net_x11',
21636 
                'to_register1_ce' => 'ce_1_sg_x0',
21637 
                'to_register1_clk' => 'clk_1_sg_x0',
21638 
                'to_register1_clr' => [
21639 
                  'constant',
21640 
                  '\'0\'',
21641 
                ],
21642 
                'to_register1_data_in' => 'data_in_x0_net',
21643 
                'to_register1_dout' => 'to_register1_dout_net',
21644 
                'to_register1_en' => 'constant6_op_net_x1',
21645 
                'to_register20_ce' => 'ce_1_sg_x0',
21646 
                'to_register20_clk' => 'clk_1_sg_x0',
21647 
                'to_register20_clr' => [
21648 
                  'constant',
21649 
                  '\'0\'',
21650 
                ],
21651 
                'to_register20_data_in' => 'data_in_x12_net',
21652 
                'to_register20_dout' => 'to_register20_dout_net',
21653 
                'to_register20_en' => 'constant6_op_net_x13',
21654 
                'to_register21_ce' => 'ce_1_sg_x0',
21655 
                'to_register21_clk' => 'clk_1_sg_x0',
21656 
                'to_register21_clr' => [
21657 
                  'constant',
21658 
                  '\'0\'',
21659 
                ],
21660 
                'to_register21_data_in' => 'data_in_x13_net',
21661 
                'to_register21_dout' => 'to_register21_dout_net',
21662 
                'to_register21_en' => 'constant6_op_net_x14',
21663 
                'to_register22_ce' => 'ce_1_sg_x0',
21664 
                'to_register22_clk' => 'clk_1_sg_x0',
21665 
                'to_register22_clr' => [
21666 
                  'constant',
21667 
                  '\'0\'',
21668 
                ],
21669 
                'to_register22_data_in' => 'data_in_x14_net',
21670 
                'to_register22_dout' => 'to_register22_dout_net',
21671 
                'to_register22_en' => 'constant6_op_net_x15',
21672 
                'to_register23_ce' => 'ce_1_sg_x0',
21673 
                'to_register23_clk' => 'clk_1_sg_x0',
21674 
                'to_register23_clr' => [
21675 
                  'constant',
21676 
                  '\'0\'',
21677 
                ],
21678 
                'to_register23_data_in' => 'data_in_x15_net',
21679 
                'to_register23_dout' => 'to_register23_dout_net',
21680 
                'to_register23_en' => 'constant6_op_net_x16',
21681 
                'to_register24_ce' => 'ce_1_sg_x0',
21682 
                'to_register24_clk' => 'clk_1_sg_x0',
21683 
                'to_register24_clr' => [
21684 
                  'constant',
21685 
                  '\'0\'',
21686 
                ],
21687 
                'to_register24_data_in' => 'data_in_x16_net',
21688 
                'to_register24_dout' => 'to_register24_dout_net',
21689 
                'to_register24_en' => 'constant6_op_net_x17',
21690 
                'to_register25_ce' => 'ce_1_sg_x0',
21691 
                'to_register25_clk' => 'clk_1_sg_x0',
21692 
                'to_register25_clr' => [
21693 
                  'constant',
21694 
                  '\'0\'',
21695 
                ],
21696 
                'to_register25_data_in' => 'data_in_x17_net',
21697 
                'to_register25_dout' => 'to_register25_dout_net',
21698 
                'to_register25_en' => 'constant6_op_net_x18',
21699 
                'to_register26_ce' => 'ce_1_sg_x0',
21700 
                'to_register26_clk' => 'clk_1_sg_x0',
21701 
                'to_register26_clr' => [
21702 
                  'constant',
21703 
                  '\'0\'',
21704 
                ],
21705 
                'to_register26_data_in' => 'data_in_x18_net',
21706 
                'to_register26_dout' => 'to_register26_dout_net',
21707 
                'to_register26_en' => 'constant6_op_net_x19',
21708 
                'to_register27_ce' => 'ce_1_sg_x0',
21709 
                'to_register27_clk' => 'clk_1_sg_x0',
21710 
                'to_register27_clr' => [
21711 
                  'constant',
21712 
                  '\'0\'',
21713 
                ],
21714 
                'to_register27_data_in' => 'data_in_x19_net',
21715 
                'to_register27_dout' => 'to_register27_dout_net',
21716 
                'to_register27_en' => 'constant6_op_net_x20',
21717 
                'to_register2_ce' => 'ce_1_sg_x0',
21718 
                'to_register2_clk' => 'clk_1_sg_x0',
21719 
                'to_register2_clr' => [
21720 
                  'constant',
21721 
                  '\'0\'',
21722 
                ],
21723 
                'to_register2_data_in' => 'data_in_x11_net',
21724 
                'to_register2_dout' => 'to_register2_dout_net',
21725 
                'to_register2_en' => 'constant6_op_net_x12',
21726 
                'to_register3_ce' => 'ce_1_sg_x0',
21727 
                'to_register3_clk' => 'clk_1_sg_x0',
21728 
                'to_register3_clr' => [
21729 
                  'constant',
21730 
                  '\'0\'',
21731 
                ],
21732 
                'to_register3_data_in' => 'data_in_x20_net',
21733 
                'to_register3_dout' => 'to_register3_dout_net',
21734 
                'to_register3_en' => 'constant6_op_net_x21',
21735 
                'to_register4_ce' => 'ce_1_sg_x0',
21736 
                'to_register4_clk' => 'clk_1_sg_x0',
21737 
                'to_register4_clr' => [
21738 
                  'constant',
21739 
                  '\'0\'',
21740 
                ],
21741 
                'to_register4_data_in' => 'data_in_x21_net',
21742 
                'to_register4_dout' => 'to_register4_dout_net',
21743 
                'to_register4_en' => 'constant6_op_net_x22',
21744 
                'to_register5_ce' => 'ce_1_sg_x0',
21745 
                'to_register5_clk' => 'clk_1_sg_x0',
21746 
                'to_register5_clr' => [
21747 
                  'constant',
21748 
                  '\'0\'',
21749 
                ],
21750 
                'to_register5_data_in' => 'data_in_x22_net',
21751 
                'to_register5_dout' => 'to_register5_dout_net',
21752 
                'to_register5_en' => 'constant6_op_net_x23',
21753 
                'to_register6_ce' => 'ce_1_sg_x0',
21754 
                'to_register6_clk' => 'clk_1_sg_x0',
21755 
                'to_register6_clr' => [
21756 
                  'constant',
21757 
                  '\'0\'',
21758 
                ],
21759 
                'to_register6_data_in' => 'data_in_x23_net',
21760 
                'to_register6_dout' => 'to_register6_dout_net',
21761 
                'to_register6_en' => 'constant6_op_net_x24',
21762 
                'to_register7_ce' => 'ce_1_sg_x0',
21763 
                'to_register7_clk' => 'clk_1_sg_x0',
21764 
                'to_register7_clr' => [
21765 
                  'constant',
21766 
                  '\'0\'',
21767 
                ],
21768 
                'to_register7_data_in' => 'data_in_x24_net',
21769 
                'to_register7_dout' => 'to_register7_dout_net',
21770 
                'to_register7_en' => 'constant6_op_net_x25',
21771 
                'to_register8_ce' => 'ce_1_sg_x0',
21772 
                'to_register8_clk' => 'clk_1_sg_x0',
21773 
                'to_register8_clr' => [
21774 
                  'constant',
21775 
                  '\'0\'',
21776 
                ],
21777 
                'to_register8_data_in' => 'data_in_x25_net',
21778 
                'to_register8_dout' => 'to_register8_dout_net',
21779 
                'to_register8_en' => 'constant6_op_net_x26',
21780 
                'to_register9_ce' => 'ce_1_sg_x0',
21781 
                'to_register9_clk' => 'clk_1_sg_x0',
21782 
                'to_register9_clr' => [
21783 
                  'constant',
21784 
                  '\'0\'',
21785 
                ],
21786 
                'to_register9_data_in' => 'data_in_x26_net',
21787 
                'to_register9_dout' => 'to_register9_dout_net',
21788 
                'to_register9_en' => 'constant6_op_net_x27',
21789 
                'to_register_ce' => 'ce_1_sg_x0',
21790 
                'to_register_clk' => 'clk_1_sg_x0',
21791 
                'to_register_clr' => [
21792 
                  'constant',
21793 
                  '\'0\'',
21794 
                ],
21795 
                'to_register_data_in' => 'data_in_net',
21796 
                'to_register_dout' => 'to_register_dout_net',
21797 
                'to_register_en' => 'constant6_op_net_x0',
21798 
                'user_int_1o' => 'user_int_1o_net',
21799 
                'user_int_2o' => 'user_int_2o_net',
21800 
                'user_int_3o' => 'user_int_3o_net',
21801 
              },
21802 
              'entityName' => 'user_logic_cw',
21803 
              'nets' => {
21804 
                'bram_rd_addr_net' => {
21805 
                  'attributes' => {
21806 
                    'hdlNetAttributes' => [
21807 
                    ],
21808 
                  },
21809 
                  'hdlType' => 'std_logic_vector(11 downto 0)',
21810 
                  'width' => 12,
21811 
                },
21812 
                'bram_rd_dout_net' => {
21813 
                  'attributes' => {
21814 
                    'hdlNetAttributes' => [
21815 
                    ],
21816 
                  },
21817 
                  'hdlType' => 'std_logic_vector(63 downto 0)',
21818 
                  'width' => 64,
21819 
                },
21820 
                'bram_wr_addr_net' => {
21821 
                  'attributes' => {
21822 
                    'hdlNetAttributes' => [
21823 
                    ],
21824 
                  },
21825 
                  'hdlType' => 'std_logic_vector(11 downto 0)',
21826 
                  'width' => 12,
21827 
                },
21828 
                'bram_wr_din_net' => {
21829 
                  'attributes' => {
21830 
                    'hdlNetAttributes' => [
21831 
                    ],
21832 
                  },
21833 
                  'hdlType' => 'std_logic_vector(63 downto 0)',
21834 
                  'width' => 64,
21835 
                },
21836 
                'bram_wr_en_net' => {
21837 
                  'attributes' => {
21838 
                    'hdlNetAttributes' => [
21839 
                    ],
21840 
                  },
21841 
                  'hdlType' => 'std_logic_vector(7 downto 0)',
21842 
                  'width' => 8,
21843 
                },
21844 
                'ce_1_sg_x0' => {
21845 
                  'attributes' => {
21846 
                    'hdlNetAttributes' => [
21847 
                      [
21848 
                        'MAX_FANOUT',
21849 
                        'string',
21850 
                        '"REDUCE"',
21851 
                      ],
21852 
                    ],
21853 
                  },
21854 
                  'hdlType' => 'std_logic',
21855 
                  'width' => 1,
21856 
                },
21857 
                'clkNet' => {
21858 
                  'attributes' => {
21859 
                    'hdlNetAttributes' => [
21860 
                    ],
21861 
                  },
21862 
                  'hdlType' => 'std_logic',
21863 
                  'width' => 1,
21864 
                },
21865 
                'clk_1_sg_x0' => {
21866 
                  'attributes' => {
21867 
                    'hdlNetAttributes' => [
21868 
                    ],
21869 
                  },
21870 
                  'hdlType' => 'std_logic',
21871 
                  'width' => 1,
21872 
                },
21873 
                'constant6_op_net_x0' => {
21874 
                  'attributes' => {
21875 
                    'hdlNetAttributes' => [
21876 
                    ],
21877 
                  },
21878 
                  'hdlType' => 'std_logic',
21879 
                  'width' => 1,
21880 
                },
21881 
                'constant6_op_net_x1' => {
21882 
                  'attributes' => {
21883 
                    'hdlNetAttributes' => [
21884 
                    ],
21885 
                  },
21886 
                  'hdlType' => 'std_logic',
21887 
                  'width' => 1,
21888 
                },
21889 
                'constant6_op_net_x10' => {
21890 
                  'attributes' => {
21891 
                    'hdlNetAttributes' => [
21892 
                    ],
21893 
                  },
21894 
                  'hdlType' => 'std_logic',
21895 
                  'width' => 1,
21896 
                },
21897 
                'constant6_op_net_x11' => {
21898 
                  'attributes' => {
21899 
                    'hdlNetAttributes' => [
21900 
                    ],
21901 
                  },
21902 
                  'hdlType' => 'std_logic',
21903 
                  'width' => 1,
21904 
                },
21905 
                'constant6_op_net_x12' => {
21906 
                  'attributes' => {
21907 
                    'hdlNetAttributes' => [
21908 
                    ],
21909 
                  },
21910 
                  'hdlType' => 'std_logic',
21911 
                  'width' => 1,
21912 
                },
21913 
                'constant6_op_net_x13' => {
21914 
                  'attributes' => {
21915 
                    'hdlNetAttributes' => [
21916 
                    ],
21917 
                  },
21918 
                  'hdlType' => 'std_logic',
21919 
                  'width' => 1,
21920 
                },
21921 
                'constant6_op_net_x14' => {
21922 
                  'attributes' => {
21923 
                    'hdlNetAttributes' => [
21924 
                    ],
21925 
                  },
21926 
                  'hdlType' => 'std_logic',
21927 
                  'width' => 1,
21928 
                },
21929 
                'constant6_op_net_x15' => {
21930 
                  'attributes' => {
21931 
                    'hdlNetAttributes' => [
21932 
                    ],
21933 
                  },
21934 
                  'hdlType' => 'std_logic',
21935 
                  'width' => 1,
21936 
                },
21937 
                'constant6_op_net_x16' => {
21938 
                  'attributes' => {
21939 
                    'hdlNetAttributes' => [
21940 
                    ],
21941 
                  },
21942 
                  'hdlType' => 'std_logic',
21943 
                  'width' => 1,
21944 
                },
21945 
                'constant6_op_net_x17' => {
21946 
                  'attributes' => {
21947 
                    'hdlNetAttributes' => [
21948 
                    ],
21949 
                  },
21950 
                  'hdlType' => 'std_logic',
21951 
                  'width' => 1,
21952 
                },
21953 
                'constant6_op_net_x18' => {
21954 
                  'attributes' => {
21955 
                    'hdlNetAttributes' => [
21956 
                    ],
21957 
                  },
21958 
                  'hdlType' => 'std_logic',
21959 
                  'width' => 1,
21960 
                },
21961 
                'constant6_op_net_x19' => {
21962 
                  'attributes' => {
21963 
                    'hdlNetAttributes' => [
21964 
                    ],
21965 
                  },
21966 
                  'hdlType' => 'std_logic',
21967 
                  'width' => 1,
21968 
                },
21969 
                'constant6_op_net_x2' => {
21970 
                  'attributes' => {
21971 
                    'hdlNetAttributes' => [
21972 
                    ],
21973 
                  },
21974 
                  'hdlType' => 'std_logic',
21975 
                  'width' => 1,
21976 
                },
21977 
                'constant6_op_net_x20' => {
21978 
                  'attributes' => {
21979 
                    'hdlNetAttributes' => [
21980 
                    ],
21981 
                  },
21982 
                  'hdlType' => 'std_logic',
21983 
                  'width' => 1,
21984 
                },
21985 
                'constant6_op_net_x21' => {
21986 
                  'attributes' => {
21987 
                    'hdlNetAttributes' => [
21988 
                    ],
21989 
                  },
21990 
                  'hdlType' => 'std_logic',
21991 
                  'width' => 1,
21992 
                },
21993 
                'constant6_op_net_x22' => {
21994 
                  'attributes' => {
21995 
                    'hdlNetAttributes' => [
21996 
                    ],
21997 
                  },
21998 
                  'hdlType' => 'std_logic',
21999 
                  'width' => 1,
22000 
                },
22001 
                'constant6_op_net_x23' => {
22002 
                  'attributes' => {
22003 
                    'hdlNetAttributes' => [
22004 
                    ],
22005 
                  },
22006 
                  'hdlType' => 'std_logic',
22007 
                  'width' => 1,
22008 
                },
22009 
                'constant6_op_net_x24' => {
22010 
                  'attributes' => {
22011 
                    'hdlNetAttributes' => [
22012 
                    ],
22013 
                  },
22014 
                  'hdlType' => 'std_logic',
22015 
                  'width' => 1,
22016 
                },
22017 
                'constant6_op_net_x25' => {
22018 
                  'attributes' => {
22019 
                    'hdlNetAttributes' => [
22020 
                    ],
22021 
                  },
22022 
                  'hdlType' => 'std_logic',
22023 
                  'width' => 1,
22024 
                },
22025 
                'constant6_op_net_x26' => {
22026 
                  'attributes' => {
22027 
                    'hdlNetAttributes' => [
22028 
                    ],
22029 
                  },
22030 
                  'hdlType' => 'std_logic',
22031 
                  'width' => 1,
22032 
                },
22033 
                'constant6_op_net_x27' => {
22034 
                  'attributes' => {
22035 
                    'hdlNetAttributes' => [
22036 
                    ],
22037 
                  },
22038 
                  'hdlType' => 'std_logic',
22039 
                  'width' => 1,
22040 
                },
22041 
                'constant6_op_net_x3' => {
22042 
                  'attributes' => {
22043 
                    'hdlNetAttributes' => [
22044 
                    ],
22045 
                  },
22046 
                  'hdlType' => 'std_logic',
22047 
                  'width' => 1,
22048 
                },
22049 
                'constant6_op_net_x4' => {
22050 
                  'attributes' => {
22051 
                    'hdlNetAttributes' => [
22052 
                    ],
22053 
                  },
22054 
                  'hdlType' => 'std_logic',
22055 
                  'width' => 1,
22056 
                },
22057 
                'constant6_op_net_x5' => {
22058 
                  'attributes' => {
22059 
                    'hdlNetAttributes' => [
22060 
                    ],
22061 
                  },
22062 
                  'hdlType' => 'std_logic',
22063 
                  'width' => 1,
22064 
                },
22065 
                'constant6_op_net_x6' => {
22066 
                  'attributes' => {
22067 
                    'hdlNetAttributes' => [
22068 
                    ],
22069 
                  },
22070 
                  'hdlType' => 'std_logic',
22071 
                  'width' => 1,
22072 
                },
22073 
                'constant6_op_net_x7' => {
22074 
                  'attributes' => {
22075 
                    'hdlNetAttributes' => [
22076 
                    ],
22077 
                  },
22078 
                  'hdlType' => 'std_logic',
22079 
                  'width' => 1,
22080 
                },
22081 
                'constant6_op_net_x8' => {
22082 
                  'attributes' => {
22083 
                    'hdlNetAttributes' => [
22084 
                    ],
22085 
                  },
22086 
                  'hdlType' => 'std_logic',
22087 
                  'width' => 1,
22088 
                },
22089 
                'constant6_op_net_x9' => {
22090 
                  'attributes' => {
22091 
                    'hdlNetAttributes' => [
22092 
                    ],
22093 
                  },
22094 
                  'hdlType' => 'std_logic',
22095 
                  'width' => 1,
22096 
                },
22097 
                'data_in_net' => {
22098 
                  'attributes' => {
22099 
                    'hdlNetAttributes' => [
22100 
                    ],
22101 
                  },
22102 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22103 
                  'width' => 32,
22104 
                },
22105 
                'data_in_x0_net' => {
22106 
                  'attributes' => {
22107 
                    'hdlNetAttributes' => [
22108 
                    ],
22109 
                  },
22110 
                  'hdlType' => 'std_logic',
22111 
                  'width' => 1,
22112 
                },
22113 
                'data_in_x10_net' => {
22114 
                  'attributes' => {
22115 
                    'hdlNetAttributes' => [
22116 
                    ],
22117 
                  },
22118 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22119 
                  'width' => 32,
22120 
                },
22121 
                'data_in_x11_net' => {
22122 
                  'attributes' => {
22123 
                    'hdlNetAttributes' => [
22124 
                    ],
22125 
                  },
22126 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22127 
                  'width' => 32,
22128 
                },
22129 
                'data_in_x12_net' => {
22130 
                  'attributes' => {
22131 
                    'hdlNetAttributes' => [
22132 
                    ],
22133 
                  },
22134 
                  'hdlType' => 'std_logic',
22135 
                  'width' => 1,
22136 
                },
22137 
                'data_in_x13_net' => {
22138 
                  'attributes' => {
22139 
                    'hdlNetAttributes' => [
22140 
                    ],
22141 
                  },
22142 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22143 
                  'width' => 32,
22144 
                },
22145 
                'data_in_x14_net' => {
22146 
                  'attributes' => {
22147 
                    'hdlNetAttributes' => [
22148 
                    ],
22149 
                  },
22150 
                  'hdlType' => 'std_logic',
22151 
                  'width' => 1,
22152 
                },
22153 
                'data_in_x15_net' => {
22154 
                  'attributes' => {
22155 
                    'hdlNetAttributes' => [
22156 
                    ],
22157 
                  },
22158 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22159 
                  'width' => 32,
22160 
                },
22161 
                'data_in_x16_net' => {
22162 
                  'attributes' => {
22163 
                    'hdlNetAttributes' => [
22164 
                    ],
22165 
                  },
22166 
                  'hdlType' => 'std_logic',
22167 
                  'width' => 1,
22168 
                },
22169 
                'data_in_x17_net' => {
22170 
                  'attributes' => {
22171 
                    'hdlNetAttributes' => [
22172 
                    ],
22173 
                  },
22174 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22175 
                  'width' => 32,
22176 
                },
22177 
                'data_in_x18_net' => {
22178 
                  'attributes' => {
22179 
                    'hdlNetAttributes' => [
22180 
                    ],
22181 
                  },
22182 
                  'hdlType' => 'std_logic',
22183 
                  'width' => 1,
22184 
                },
22185 
                'data_in_x19_net' => {
22186 
                  'attributes' => {
22187 
                    'hdlNetAttributes' => [
22188 
                    ],
22189 
                  },
22190 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22191 
                  'width' => 32,
22192 
                },
22193 
                'data_in_x1_net' => {
22194 
                  'attributes' => {
22195 
                    'hdlNetAttributes' => [
22196 
                    ],
22197 
                  },
22198 
                  'hdlType' => 'std_logic',
22199 
                  'width' => 1,
22200 
                },
22201 
                'data_in_x20_net' => {
22202 
                  'attributes' => {
22203 
                    'hdlNetAttributes' => [
22204 
                    ],
22205 
                  },
22206 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22207 
                  'width' => 32,
22208 
                },
22209 
                'data_in_x21_net' => {
22210 
                  'attributes' => {
22211 
                    'hdlNetAttributes' => [
22212 
                    ],
22213 
                  },
22214 
                  'hdlType' => 'std_logic',
22215 
                  'width' => 1,
22216 
                },
22217 
                'data_in_x22_net' => {
22218 
                  'attributes' => {
22219 
                    'hdlNetAttributes' => [
22220 
                    ],
22221 
                  },
22222 
                  'hdlType' => 'std_logic',
22223 
                  'width' => 1,
22224 
                },
22225 
                'data_in_x23_net' => {
22226 
                  'attributes' => {
22227 
                    'hdlNetAttributes' => [
22228 
                    ],
22229 
                  },
22230 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22231 
                  'width' => 32,
22232 
                },
22233 
                'data_in_x24_net' => {
22234 
                  'attributes' => {
22235 
                    'hdlNetAttributes' => [
22236 
                    ],
22237 
                  },
22238 
                  'hdlType' => 'std_logic',
22239 
                  'width' => 1,
22240 
                },
22241 
                'data_in_x25_net' => {
22242 
                  'attributes' => {
22243 
                    'hdlNetAttributes' => [
22244 
                    ],
22245 
                  },
22246 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22247 
                  'width' => 32,
22248 
                },
22249 
                'data_in_x26_net' => {
22250 
                  'attributes' => {
22251 
                    'hdlNetAttributes' => [
22252 
                    ],
22253 
                  },
22254 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22255 
                  'width' => 32,
22256 
                },
22257 
                'data_in_x2_net' => {
22258 
                  'attributes' => {
22259 
                    'hdlNetAttributes' => [
22260 
                    ],
22261 
                  },
22262 
                  'hdlType' => 'std_logic',
22263 
                  'width' => 1,
22264 
                },
22265 
                'data_in_x3_net' => {
22266 
                  'attributes' => {
22267 
                    'hdlNetAttributes' => [
22268 
                    ],
22269 
                  },
22270 
                  'hdlType' => 'std_logic',
22271 
                  'width' => 1,
22272 
                },
22273 
                'data_in_x4_net' => {
22274 
                  'attributes' => {
22275 
                    'hdlNetAttributes' => [
22276 
                    ],
22277 
                  },
22278 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22279 
                  'width' => 32,
22280 
                },
22281 
                'data_in_x5_net' => {
22282 
                  'attributes' => {
22283 
                    'hdlNetAttributes' => [
22284 
                    ],
22285 
                  },
22286 
                  'hdlType' => 'std_logic',
22287 
                  'width' => 1,
22288 
                },
22289 
                'data_in_x6_net' => {
22290 
                  'attributes' => {
22291 
                    'hdlNetAttributes' => [
22292 
                    ],
22293 
                  },
22294 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22295 
                  'width' => 32,
22296 
                },
22297 
                'data_in_x7_net' => {
22298 
                  'attributes' => {
22299 
                    'hdlNetAttributes' => [
22300 
                    ],
22301 
                  },
22302 
                  'hdlType' => 'std_logic',
22303 
                  'width' => 1,
22304 
                },
22305 
                'data_in_x8_net' => {
22306 
                  'attributes' => {
22307 
                    'hdlNetAttributes' => [
22308 
                    ],
22309 
                  },
22310 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22311 
                  'width' => 32,
22312 
                },
22313 
                'data_in_x9_net' => {
22314 
                  'attributes' => {
22315 
                    'hdlNetAttributes' => [
22316 
                    ],
22317 
                  },
22318 
                  'hdlType' => 'std_logic',
22319 
                  'width' => 1,
22320 
                },
22321 
                'data_out_x12_net' => {
22322 
                  'attributes' => {
22323 
                    'hdlNetAttributes' => [
22324 
                    ],
22325 
                  },
22326 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22327 
                  'width' => 32,
22328 
                },
22329 
                'data_out_x13_net' => {
22330 
                  'attributes' => {
22331 
                    'hdlNetAttributes' => [
22332 
                    ],
22333 
                  },
22334 
                  'hdlType' => 'std_logic',
22335 
                  'width' => 1,
22336 
                },
22337 
                'data_out_x14_net' => {
22338 
                  'attributes' => {
22339 
                    'hdlNetAttributes' => [
22340 
                    ],
22341 
                  },
22342 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22343 
                  'width' => 32,
22344 
                },
22345 
                'data_out_x15_net' => {
22346 
                  'attributes' => {
22347 
                    'hdlNetAttributes' => [
22348 
                    ],
22349 
                  },
22350 
                  'hdlType' => 'std_logic',
22351 
                  'width' => 1,
22352 
                },
22353 
                'data_out_x16_net' => {
22354 
                  'attributes' => {
22355 
                    'hdlNetAttributes' => [
22356 
                    ],
22357 
                  },
22358 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22359 
                  'width' => 32,
22360 
                },
22361 
                'data_out_x17_net' => {
22362 
                  'attributes' => {
22363 
                    'hdlNetAttributes' => [
22364 
                    ],
22365 
                  },
22366 
                  'hdlType' => 'std_logic',
22367 
                  'width' => 1,
22368 
                },
22369 
                'data_out_x18_net' => {
22370 
                  'attributes' => {
22371 
                    'hdlNetAttributes' => [
22372 
                    ],
22373 
                  },
22374 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22375 
                  'width' => 32,
22376 
                },
22377 
                'data_out_x19_net' => {
22378 
                  'attributes' => {
22379 
                    'hdlNetAttributes' => [
22380 
                    ],
22381 
                  },
22382 
                  'hdlType' => 'std_logic',
22383 
                  'width' => 1,
22384 
                },
22385 
                'data_out_x1_net' => {
22386 
                  'attributes' => {
22387 
                    'hdlNetAttributes' => [
22388 
                    ],
22389 
                  },
22390 
                  'hdlType' => 'std_logic',
22391 
                  'width' => 1,
22392 
                },
22393 
                'data_out_x20_net' => {
22394 
                  'attributes' => {
22395 
                    'hdlNetAttributes' => [
22396 
                    ],
22397 
                  },
22398 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22399 
                  'width' => 32,
22400 
                },
22401 
                'data_out_x21_net' => {
22402 
                  'attributes' => {
22403 
                    'hdlNetAttributes' => [
22404 
                    ],
22405 
                  },
22406 
                  'hdlType' => 'std_logic',
22407 
                  'width' => 1,
22408 
                },
22409 
                'data_out_x22_net' => {
22410 
                  'attributes' => {
22411 
                    'hdlNetAttributes' => [
22412 
                    ],
22413 
                  },
22414 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22415 
                  'width' => 32,
22416 
                },
22417 
                'data_out_x23_net' => {
22418 
                  'attributes' => {
22419 
                    'hdlNetAttributes' => [
22420 
                    ],
22421 
                  },
22422 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22423 
                  'width' => 32,
22424 
                },
22425 
                'data_out_x24_net' => {
22426 
                  'attributes' => {
22427 
                    'hdlNetAttributes' => [
22428 
                    ],
22429 
                  },
22430 
                  'hdlType' => 'std_logic',
22431 
                  'width' => 1,
22432 
                },
22433 
                'data_out_x25_net' => {
22434 
                  'attributes' => {
22435 
                    'hdlNetAttributes' => [
22436 
                    ],
22437 
                  },
22438 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22439 
                  'width' => 32,
22440 
                },
22441 
                'data_out_x26_net' => {
22442 
                  'attributes' => {
22443 
                    'hdlNetAttributes' => [
22444 
                    ],
22445 
                  },
22446 
                  'hdlType' => 'std_logic',
22447 
                  'width' => 1,
22448 
                },
22449 
                'data_out_x27_net' => {
22450 
                  'attributes' => {
22451 
                    'hdlNetAttributes' => [
22452 
                    ],
22453 
                  },
22454 
                  'hdlType' => 'std_logic',
22455 
                  'width' => 1,
22456 
                },
22457 
                'data_out_x28_net' => {
22458 
                  'attributes' => {
22459 
                    'hdlNetAttributes' => [
22460 
                    ],
22461 
                  },
22462 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22463 
                  'width' => 32,
22464 
                },
22465 
                'data_out_x29_net' => {
22466 
                  'attributes' => {
22467 
                    'hdlNetAttributes' => [
22468 
                    ],
22469 
                  },
22470 
                  'hdlType' => 'std_logic',
22471 
                  'width' => 1,
22472 
                },
22473 
                'data_out_x2_net' => {
22474 
                  'attributes' => {
22475 
                    'hdlNetAttributes' => [
22476 
                    ],
22477 
                  },
22478 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22479 
                  'width' => 32,
22480 
                },
22481 
                'data_out_x30_net' => {
22482 
                  'attributes' => {
22483 
                    'hdlNetAttributes' => [
22484 
                    ],
22485 
                  },
22486 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22487 
                  'width' => 32,
22488 
                },
22489 
                'data_out_x31_net' => {
22490 
                  'attributes' => {
22491 
                    'hdlNetAttributes' => [
22492 
                    ],
22493 
                  },
22494 
                  'hdlType' => 'std_logic',
22495 
                  'width' => 1,
22496 
                },
22497 
                'data_out_x32_net' => {
22498 
                  'attributes' => {
22499 
                    'hdlNetAttributes' => [
22500 
                    ],
22501 
                  },
22502 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22503 
                  'width' => 32,
22504 
                },
22505 
                'data_out_x3_net' => {
22506 
                  'attributes' => {
22507 
                    'hdlNetAttributes' => [
22508 
                    ],
22509 
                  },
22510 
                  'hdlType' => 'std_logic',
22511 
                  'width' => 1,
22512 
                },
22513 
                'data_out_x4_net' => {
22514 
                  'attributes' => {
22515 
                    'hdlNetAttributes' => [
22516 
                    ],
22517 
                  },
22518 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22519 
                  'width' => 32,
22520 
                },
22521 
                'data_out_x5_net' => {
22522 
                  'attributes' => {
22523 
                    'hdlNetAttributes' => [
22524 
                    ],
22525 
                  },
22526 
                  'hdlType' => 'std_logic',
22527 
                  'width' => 1,
22528 
                },
22529 
                'data_out_x8_net' => {
22530 
                  'attributes' => {
22531 
                    'hdlNetAttributes' => [
22532 
                    ],
22533 
                  },
22534 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22535 
                  'width' => 32,
22536 
                },
22537 
                'data_out_x9_net' => {
22538 
                  'attributes' => {
22539 
                    'hdlNetAttributes' => [
22540 
                    ],
22541 
                  },
22542 
                  'hdlType' => 'std_logic',
22543 
                  'width' => 1,
22544 
                },
22545 
                'fifo_rd_count_net' => {
22546 
                  'attributes' => {
22547 
                    'hdlNetAttributes' => [
22548 
                    ],
22549 
                  },
22550 
                  'hdlType' => 'std_logic_vector(14 downto 0)',
22551 
                  'width' => 15,
22552 
                },
22553 
                'fifo_rd_dout_net' => {
22554 
                  'attributes' => {
22555 
                    'hdlNetAttributes' => [
22556 
                    ],
22557 
                  },
22558 
                  'hdlType' => 'std_logic_vector(71 downto 0)',
22559 
                  'width' => 72,
22560 
                },
22561 
                'fifo_rd_empty_net' => {
22562 
                  'attributes' => {
22563 
                    'hdlNetAttributes' => [
22564 
                    ],
22565 
                  },
22566 
                  'hdlType' => 'std_logic',
22567 
                  'width' => 1,
22568 
                },
22569 
                'fifo_rd_en_net' => {
22570 
                  'attributes' => {
22571 
                    'hdlNetAttributes' => [
22572 
                    ],
22573 
                  },
22574 
                  'hdlType' => 'std_logic',
22575 
                  'width' => 1,
22576 
                },
22577 
                'fifo_rd_pempty_net' => {
22578 
                  'attributes' => {
22579 
                    'hdlNetAttributes' => [
22580 
                    ],
22581 
                  },
22582 
                  'hdlType' => 'std_logic',
22583 
                  'width' => 1,
22584 
                },
22585 
                'fifo_rd_valid_net' => {
22586 
                  'attributes' => {
22587 
                    'hdlNetAttributes' => [
22588 
                    ],
22589 
                  },
22590 
                  'hdlType' => 'std_logic',
22591 
                  'width' => 1,
22592 
                },
22593 
                'fifo_wr_count_net' => {
22594 
                  'attributes' => {
22595 
                    'hdlNetAttributes' => [
22596 
                    ],
22597 
                  },
22598 
                  'hdlType' => 'std_logic_vector(14 downto 0)',
22599 
                  'width' => 15,
22600 
                },
22601 
                'fifo_wr_din_net' => {
22602 
                  'attributes' => {
22603 
                    'hdlNetAttributes' => [
22604 
                    ],
22605 
                  },
22606 
                  'hdlType' => 'std_logic_vector(71 downto 0)',
22607 
                  'width' => 72,
22608 
                },
22609 
                'fifo_wr_en_net' => {
22610 
                  'attributes' => {
22611 
                    'hdlNetAttributes' => [
22612 
                    ],
22613 
                  },
22614 
                  'hdlType' => 'std_logic',
22615 
                  'width' => 1,
22616 
                },
22617 
                'fifo_wr_full_net' => {
22618 
                  'attributes' => {
22619 
                    'hdlNetAttributes' => [
22620 
                    ],
22621 
                  },
22622 
                  'hdlType' => 'std_logic',
22623 
                  'width' => 1,
22624 
                },
22625 
                'fifo_wr_pfull_net' => {
22626 
                  'attributes' => {
22627 
                    'hdlNetAttributes' => [
22628 
                    ],
22629 
                  },
22630 
                  'hdlType' => 'std_logic',
22631 
                  'width' => 1,
22632 
                },
22633 
                'from_register15_data_out_net' => {
22634 
                  'attributes' => {
22635 
                    'hdlNetAttributes' => [
22636 
                    ],
22637 
                  },
22638 
                  'hdlType' => 'std_logic',
22639 
                  'width' => 1,
22640 
                },
22641 
                'from_register16_data_out_net' => {
22642 
                  'attributes' => {
22643 
                    'hdlNetAttributes' => [
22644 
                    ],
22645 
                  },
22646 
                  'hdlType' => 'std_logic',
22647 
                  'width' => 1,
22648 
                },
22649 
                'from_register19_data_out_net' => {
22650 
                  'attributes' => {
22651 
                    'hdlNetAttributes' => [
22652 
                    ],
22653 
                  },
22654 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22655 
                  'width' => 32,
22656 
                },
22657 
                'from_register1_data_out_net' => {
22658 
                  'attributes' => {
22659 
                    'hdlNetAttributes' => [
22660 
                    ],
22661 
                  },
22662 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22663 
                  'width' => 32,
22664 
                },
22665 
                'from_register2_data_out_net' => {
22666 
                  'attributes' => {
22667 
                    'hdlNetAttributes' => [
22668 
                    ],
22669 
                  },
22670 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22671 
                  'width' => 32,
22672 
                },
22673 
                'from_register_data_out_net' => {
22674 
                  'attributes' => {
22675 
                    'hdlNetAttributes' => [
22676 
                    ],
22677 
                  },
22678 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22679 
                  'width' => 32,
22680 
                },
22681 
                'persistentdff_inst_q' => {
22682 
                  'attributes' => {
22683 
                    'hdlNetAttributes' => [
22684 
                      [
22685 
                        'syn_keep',
22686 
                        'boolean',
22687 
                        'true',
22688 
                      ],
22689 
                      [
22690 
                        'keep',
22691 
                        'boolean',
22692 
                        'true',
22693 
                      ],
22694 
                      [
22695 
                        'preserve_signal',
22696 
                        'boolean',
22697 
                        'true',
22698 
                      ],
22699 
                    ],
22700 
                  },
22701 
                  'hdlType' => 'std_logic',
22702 
                  'width' => 1,
22703 
                },
22704 
                'rst_i_net' => {
22705 
                  'attributes' => {
22706 
                    'hdlNetAttributes' => [
22707 
                    ],
22708 
                  },
22709 
                  'hdlType' => 'std_logic',
22710 
                  'width' => 1,
22711 
                },
22712 
                'rst_o_net' => {
22713 
                  'attributes' => {
22714 
                    'hdlNetAttributes' => [
22715 
                    ],
22716 
                  },
22717 
                  'hdlType' => 'std_logic',
22718 
                  'width' => 1,
22719 
                },
22720 
                'to_register10_dout_net' => {
22721 
                  'attributes' => {
22722 
                    'hdlNetAttributes' => [
22723 
                    ],
22724 
                  },
22725 
                  'hdlType' => 'std_logic',
22726 
                  'width' => 1,
22727 
                },
22728 
                'to_register11_dout_net' => {
22729 
                  'attributes' => {
22730 
                    'hdlNetAttributes' => [
22731 
                    ],
22732 
                  },
22733 
                  'hdlType' => 'std_logic',
22734 
                  'width' => 1,
22735 
                },
22736 
                'to_register12_dout_net' => {
22737 
                  'attributes' => {
22738 
                    'hdlNetAttributes' => [
22739 
                    ],
22740 
                  },
22741 
                  'hdlType' => 'std_logic',
22742 
                  'width' => 1,
22743 
                },
22744 
                'to_register13_dout_net' => {
22745 
                  'attributes' => {
22746 
                    'hdlNetAttributes' => [
22747 
                    ],
22748 
                  },
22749 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22750 
                  'width' => 32,
22751 
                },
22752 
                'to_register14_dout_net' => {
22753 
                  'attributes' => {
22754 
                    'hdlNetAttributes' => [
22755 
                    ],
22756 
                  },
22757 
                  'hdlType' => 'std_logic',
22758 
                  'width' => 1,
22759 
                },
22760 
                'to_register15_dout_net' => {
22761 
                  'attributes' => {
22762 
                    'hdlNetAttributes' => [
22763 
                    ],
22764 
                  },
22765 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22766 
                  'width' => 32,
22767 
                },
22768 
                'to_register16_dout_net' => {
22769 
                  'attributes' => {
22770 
                    'hdlNetAttributes' => [
22771 
                    ],
22772 
                  },
22773 
                  'hdlType' => 'std_logic',
22774 
                  'width' => 1,
22775 
                },
22776 
                'to_register17_dout_net' => {
22777 
                  'attributes' => {
22778 
                    'hdlNetAttributes' => [
22779 
                    ],
22780 
                  },
22781 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22782 
                  'width' => 32,
22783 
                },
22784 
                'to_register18_dout_net' => {
22785 
                  'attributes' => {
22786 
                    'hdlNetAttributes' => [
22787 
                    ],
22788 
                  },
22789 
                  'hdlType' => 'std_logic',
22790 
                  'width' => 1,
22791 
                },
22792 
                'to_register19_dout_net' => {
22793 
                  'attributes' => {
22794 
                    'hdlNetAttributes' => [
22795 
                    ],
22796 
                  },
22797 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22798 
                  'width' => 32,
22799 
                },
22800 
                'to_register1_dout_net' => {
22801 
                  'attributes' => {
22802 
                    'hdlNetAttributes' => [
22803 
                    ],
22804 
                  },
22805 
                  'hdlType' => 'std_logic',
22806 
                  'width' => 1,
22807 
                },
22808 
                'to_register20_dout_net' => {
22809 
                  'attributes' => {
22810 
                    'hdlNetAttributes' => [
22811 
                    ],
22812 
                  },
22813 
                  'hdlType' => 'std_logic',
22814 
                  'width' => 1,
22815 
                },
22816 
                'to_register21_dout_net' => {
22817 
                  'attributes' => {
22818 
                    'hdlNetAttributes' => [
22819 
                    ],
22820 
                  },
22821 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22822 
                  'width' => 32,
22823 
                },
22824 
                'to_register22_dout_net' => {
22825 
                  'attributes' => {
22826 
                    'hdlNetAttributes' => [
22827 
                    ],
22828 
                  },
22829 
                  'hdlType' => 'std_logic',
22830 
                  'width' => 1,
22831 
                },
22832 
                'to_register23_dout_net' => {
22833 
                  'attributes' => {
22834 
                    'hdlNetAttributes' => [
22835 
                    ],
22836 
                  },
22837 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22838 
                  'width' => 32,
22839 
                },
22840 
                'to_register24_dout_net' => {
22841 
                  'attributes' => {
22842 
                    'hdlNetAttributes' => [
22843 
                    ],
22844 
                  },
22845 
                  'hdlType' => 'std_logic',
22846 
                  'width' => 1,
22847 
                },
22848 
                'to_register25_dout_net' => {
22849 
                  'attributes' => {
22850 
                    'hdlNetAttributes' => [
22851 
                    ],
22852 
                  },
22853 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22854 
                  'width' => 32,
22855 
                },
22856 
                'to_register26_dout_net' => {
22857 
                  'attributes' => {
22858 
                    'hdlNetAttributes' => [
22859 
                    ],
22860 
                  },
22861 
                  'hdlType' => 'std_logic',
22862 
                  'width' => 1,
22863 
                },
22864 
                'to_register27_dout_net' => {
22865 
                  'attributes' => {
22866 
                    'hdlNetAttributes' => [
22867 
                    ],
22868 
                  },
22869 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22870 
                  'width' => 32,
22871 
                },
22872 
                'to_register2_dout_net' => {
22873 
                  'attributes' => {
22874 
                    'hdlNetAttributes' => [
22875 
                    ],
22876 
                  },
22877 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22878 
                  'width' => 32,
22879 
                },
22880 
                'to_register3_dout_net' => {
22881 
                  'attributes' => {
22882 
                    'hdlNetAttributes' => [
22883 
                    ],
22884 
                  },
22885 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22886 
                  'width' => 32,
22887 
                },
22888 
                'to_register4_dout_net' => {
22889 
                  'attributes' => {
22890 
                    'hdlNetAttributes' => [
22891 
                    ],
22892 
                  },
22893 
                  'hdlType' => 'std_logic',
22894 
                  'width' => 1,
22895 
                },
22896 
                'to_register5_dout_net' => {
22897 
                  'attributes' => {
22898 
                    'hdlNetAttributes' => [
22899 
                    ],
22900 
                  },
22901 
                  'hdlType' => 'std_logic',
22902 
                  'width' => 1,
22903 
                },
22904 
                'to_register6_dout_net' => {
22905 
                  'attributes' => {
22906 
                    'hdlNetAttributes' => [
22907 
                    ],
22908 
                  },
22909 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22910 
                  'width' => 32,
22911 
                },
22912 
                'to_register7_dout_net' => {
22913 
                  'attributes' => {
22914 
                    'hdlNetAttributes' => [
22915 
                    ],
22916 
                  },
22917 
                  'hdlType' => 'std_logic',
22918 
                  'width' => 1,
22919 
                },
22920 
                'to_register8_dout_net' => {
22921 
                  'attributes' => {
22922 
                    'hdlNetAttributes' => [
22923 
                    ],
22924 
                  },
22925 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22926 
                  'width' => 32,
22927 
                },
22928 
                'to_register9_dout_net' => {
22929 
                  'attributes' => {
22930 
                    'hdlNetAttributes' => [
22931 
                    ],
22932 
                  },
22933 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22934 
                  'width' => 32,
22935 
                },
22936 
                'to_register_dout_net' => {
22937 
                  'attributes' => {
22938 
                    'hdlNetAttributes' => [
22939 
                    ],
22940 
                  },
22941 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22942 
                  'width' => 32,
22943 
                },
22944 
                'user_int_1o_net' => {
22945 
                  'attributes' => {
22946 
                    'hdlNetAttributes' => [
22947 
                    ],
22948 
                  },
22949 
                  'hdlType' => 'std_logic',
22950 
                  'width' => 1,
22951 
                },
22952 
                'user_int_2o_net' => {
22953 
                  'attributes' => {
22954 
                    'hdlNetAttributes' => [
22955 
                    ],
22956 
                  },
22957 
                  'hdlType' => 'std_logic',
22958 
                  'width' => 1,
22959 
                },
22960 
                'user_int_3o_net' => {
22961 
                  'attributes' => {
22962 
                    'hdlNetAttributes' => [
22963 
                    ],
22964 
                  },
22965 
                  'hdlType' => 'std_logic',
22966 
                  'width' => 1,
22967 
                },
22968 
              },
22969 
              'ports' => {
22970 
                'bram_rd_addr' => {
22971 
                  'attributes' => {
22972 
                    'bin_pt' => 0,
22973 
                    'inputFile' => 'pcie_userlogic_00_user_logic_bram_rd_addr.dat',
22974 
                    'is_floating_block' => 1,
22975 
                    'is_gateway_port' => 1,
22976 
                    'must_be_hdl_vector' => 1,
22977 
                    'period' => 1,
22978 
                    'port_id' => 0,
22979 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_addr/BRAM_rd_addr',
22980 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_addr',
22981 
                    'timingConstraint' => 'none',
22982 
                    'type' => 'UFix_12_0',
22983 
                  },
22984 
                  'direction' => 'out',
22985 
                  'hdlType' => 'std_logic_vector(11 downto 0)',
22986 
                  'width' => 12,
22987 
                },
22988 
                'bram_rd_dout' => {
22989 
                  'attributes' => {
22990 
                    'bin_pt' => 0,
22991 
                    'inputFile' => 'pcie_userlogic_00_user_logic_bram_rd_dout.dat',
22992 
                    'is_floating_block' => 1,
22993 
                    'is_gateway_port' => 1,
22994 
                    'must_be_hdl_vector' => 1,
22995 
                    'period' => 1,
22996 
                    'port_id' => 0,
22997 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_dout/BRAM_rd_dout',
22998 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_dout',
22999 
                    'timingConstraint' => 'none',
23000 
                    'type' => 'UFix_64_0',
23001 
                  },
23002 
                  'direction' => 'in',
23003 
                  'hdlType' => 'std_logic_vector(63 downto 0)',
23004 
                  'width' => 64,
23005 
                },
23006 
                'bram_wr_addr' => {
23007 
                  'attributes' => {
23008 
                    'bin_pt' => 0,
23009 
                    'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_addr.dat',
23010 
                    'is_floating_block' => 1,
23011 
                    'is_gateway_port' => 1,
23012 
                    'must_be_hdl_vector' => 1,
23013 
                    'period' => 1,
23014 
                    'port_id' => 0,
23015 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_addr/BRAM_wr_addr',
23016 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_addr',
23017 
                    'timingConstraint' => 'none',
23018 
                    'type' => 'UFix_12_0',
23019 
                  },
23020 
                  'direction' => 'out',
23021 
                  'hdlType' => 'std_logic_vector(11 downto 0)',
23022 
                  'width' => 12,
23023 
                },
23024 
                'bram_wr_din' => {
23025 
                  'attributes' => {
23026 
                    'bin_pt' => 0,
23027 
                    'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_din.dat',
23028 
                    'is_floating_block' => 1,
23029 
                    'is_gateway_port' => 1,
23030 
                    'must_be_hdl_vector' => 1,
23031 
                    'period' => 1,
23032 
                    'port_id' => 0,
23033 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_din/BRAM_wr_din',
23034 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_din',
23035 
                    'timingConstraint' => 'none',
23036 
                    'type' => 'UFix_64_0',
23037 
                  },
23038 
                  'direction' => 'out',
23039 
                  'hdlType' => 'std_logic_vector(63 downto 0)',
23040 
                  'width' => 64,
23041 
                },
23042 
                'bram_wr_en' => {
23043 
                  'attributes' => {
23044 
                    'bin_pt' => 0,
23045 
                    'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_en.dat',
23046 
                    'is_floating_block' => 1,
23047 
                    'is_gateway_port' => 1,
23048 
                    'must_be_hdl_vector' => 1,
23049 
                    'period' => 1,
23050 
                    'port_id' => 0,
23051 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_en/BRAM_wr_en',
23052 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_en',
23053 
                    'timingConstraint' => 'none',
23054 
                    'type' => 'UFix_8_0',
23055 
                  },
23056 
                  'direction' => 'out',
23057 
                  'hdlType' => 'std_logic_vector(7 downto 0)',
23058 
                  'width' => 8,
23059 
                },
23060 
                'ce' => {
23061 
                  'attributes' => {
23062 
                    'defaultHdlValue' => '\'1\'',
23063 
                    'domain' => 'default',
23064 
                    'group' => 6,
23065 
                    'isCe' => 1,
23066 
                    'period' => 1,
23067 
                  },
23068 
                  'direction' => 'in',
23069 
                  'hdlType' => 'std_logic',
23070 
                  'width' => 1,
23071 
                },
23072 
                'clk' => {
23073 
                  'attributes' => {
23074 
                    'domain' => 'default',
23075 
                    'group' => 6,
23076 
                    'isClk' => 1,
23077 
                    'period' => 1,
23078 
                    'type' => 'logic',
23079 
                  },
23080 
                  'direction' => 'in',
23081 
                  'hdlType' => 'std_logic',
23082 
                  'width' => 1,
23083 
                },
23084 
                'fifo_rd_count' => {
23085 
                  'attributes' => {
23086 
                    'bin_pt' => 0,
23087 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_count.dat',
23088 
                    'is_floating_block' => 1,
23089 
                    'is_gateway_port' => 1,
23090 
                    'must_be_hdl_vector' => 1,
23091 
                    'period' => 1,
23092 
                    'port_id' => 0,
23093 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_count/FIFO_rd_count',
23094 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_count',
23095 
                    'timingConstraint' => 'none',
23096 
                    'type' => 'UFix_15_0',
23097 
                  },
23098 
                  'direction' => 'in',
23099 
                  'hdlType' => 'std_logic_vector(14 downto 0)',
23100 
                  'width' => 15,
23101 
                },
23102 
                'fifo_rd_dout' => {
23103 
                  'attributes' => {
23104 
                    'bin_pt' => 0,
23105 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_dout.dat',
23106 
                    'is_floating_block' => 1,
23107 
                    'is_gateway_port' => 1,
23108 
                    'must_be_hdl_vector' => 1,
23109 
                    'period' => 1,
23110 
                    'port_id' => 0,
23111 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_dout/FIFO_rd_dout',
23112 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_dout',
23113 
                    'timingConstraint' => 'none',
23114 
                    'type' => 'UFix_72_0',
23115 
                  },
23116 
                  'direction' => 'in',
23117 
                  'hdlType' => 'std_logic_vector(71 downto 0)',
23118 
                  'width' => 72,
23119 
                },
23120 
                'fifo_rd_empty' => {
23121 
                  'attributes' => {
23122 
                    'bin_pt' => 0,
23123 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_empty.dat',
23124 
                    'is_floating_block' => 1,
23125 
                    'is_gateway_port' => 1,
23126 
                    'must_be_hdl_vector' => 1,
23127 
                    'period' => 1,
23128 
                    'port_id' => 0,
23129 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_empty/FIFO_rd_empty',
23130 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_empty',
23131 
                    'timingConstraint' => 'none',
23132 
                    'type' => 'Bool',
23133 
                  },
23134 
                  'direction' => 'in',
23135 
                  'hdlType' => 'std_logic',
23136 
                  'width' => 1,
23137 
                },
23138 
                'fifo_rd_en' => {
23139 
                  'attributes' => {
23140 
                    'bin_pt' => 0,
23141 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_en.dat',
23142 
                    'is_floating_block' => 1,
23143 
                    'is_gateway_port' => 1,
23144 
                    'must_be_hdl_vector' => 1,
23145 
                    'period' => 1,
23146 
                    'port_id' => 0,
23147 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_en/FIFO_rd_en',
23148 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_en',
23149 
                    'timingConstraint' => 'none',
23150 
                    'type' => 'Bool',
23151 
                  },
23152 
                  'direction' => 'out',
23153 
                  'hdlType' => 'std_logic',
23154 
                  'width' => 1,
23155 
                },
23156 
                'fifo_rd_pempty' => {
23157 
                  'attributes' => {
23158 
                    'bin_pt' => 0,
23159 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_pempty.dat',
23160 
                    'is_floating_block' => 1,
23161 
                    'is_gateway_port' => 1,
23162 
                    'must_be_hdl_vector' => 1,
23163 
                    'period' => 1,
23164 
                    'port_id' => 0,
23165 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_pempty/FIFO_rd_pempty',
23166 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_pempty',
23167 
                    'timingConstraint' => 'none',
23168 
                    'type' => 'Bool',
23169 
                  },
23170 
                  'direction' => 'in',
23171 
                  'hdlType' => 'std_logic',
23172 
                  'width' => 1,
23173 
                },
23174 
                'fifo_rd_valid' => {
23175 
                  'attributes' => {
23176 
                    'bin_pt' => 0,
23177 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_valid.dat',
23178 
                    'is_floating_block' => 1,
23179 
                    'is_gateway_port' => 1,
23180 
                    'must_be_hdl_vector' => 1,
23181 
                    'period' => 1,
23182 
                    'port_id' => 0,
23183 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_valid/FIFO_rd_valid',
23184 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_valid',
23185 
                    'timingConstraint' => 'none',
23186 
                    'type' => 'Bool',
23187 
                  },
23188 
                  'direction' => 'in',
23189 
                  'hdlType' => 'std_logic',
23190 
                  'width' => 1,
23191 
                },
23192 
                'fifo_wr_count' => {
23193 
                  'attributes' => {
23194 
                    'bin_pt' => 0,
23195 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_count.dat',
23196 
                    'is_floating_block' => 1,
23197 
                    'is_gateway_port' => 1,
23198 
                    'must_be_hdl_vector' => 1,
23199 
                    'period' => 1,
23200 
                    'port_id' => 0,
23201 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_count/FIFO_wr_count',
23202 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_count',
23203 
                    'timingConstraint' => 'none',
23204 
                    'type' => 'UFix_15_0',
23205 
                  },
23206 
                  'direction' => 'in',
23207 
                  'hdlType' => 'std_logic_vector(14 downto 0)',
23208 
                  'width' => 15,
23209 
                },
23210 
                'fifo_wr_din' => {
23211 
                  'attributes' => {
23212 
                    'bin_pt' => 0,
23213 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_din.dat',
23214 
                    'is_floating_block' => 1,
23215 
                    'is_gateway_port' => 1,
23216 
                    'must_be_hdl_vector' => 1,
23217 
                    'period' => 1,
23218 
                    'port_id' => 0,
23219 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_din/FIFO_wr_din',
23220 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_din',
23221 
                    'timingConstraint' => 'none',
23222 
                    'type' => 'UFix_72_0',
23223 
                  },
23224 
                  'direction' => 'out',
23225 
                  'hdlType' => 'std_logic_vector(71 downto 0)',
23226 
                  'width' => 72,
23227 
                },
23228 
                'fifo_wr_en' => {
23229 
                  'attributes' => {
23230 
                    'bin_pt' => 0,
23231 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_en.dat',
23232 
                    'is_floating_block' => 1,
23233 
                    'is_gateway_port' => 1,
23234 
                    'must_be_hdl_vector' => 1,
23235 
                    'period' => 1,
23236 
                    'port_id' => 0,
23237 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_en/FIFO_wr_en',
23238 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_en',
23239 
                    'timingConstraint' => 'none',
23240 
                    'type' => 'Bool',
23241 
                  },
23242 
                  'direction' => 'out',
23243 
                  'hdlType' => 'std_logic',
23244 
                  'width' => 1,
23245 
                },
23246 
                'fifo_wr_full' => {
23247 
                  'attributes' => {
23248 
                    'bin_pt' => 0,
23249 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_full.dat',
23250 
                    'is_floating_block' => 1,
23251 
                    'is_gateway_port' => 1,
23252 
                    'must_be_hdl_vector' => 1,
23253 
                    'period' => 1,
23254 
                    'port_id' => 0,
23255 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_full/FIFO_wr_full',
23256 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_full',
23257 
                    'timingConstraint' => 'none',
23258 
                    'type' => 'Bool',
23259 
                  },
23260 
                  'direction' => 'in',
23261 
                  'hdlType' => 'std_logic',
23262 
                  'width' => 1,
23263 
                },
23264 
                'fifo_wr_pfull' => {
23265 
                  'attributes' => {
23266 
                    'bin_pt' => 0,
23267 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_pfull.dat',
23268 
                    'is_floating_block' => 1,
23269 
                    'is_gateway_port' => 1,
23270 
                    'must_be_hdl_vector' => 1,
23271 
                    'period' => 1,
23272 
                    'port_id' => 0,
23273 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_pfull/FIFO_wr_pfull',
23274 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_pfull',
23275 
                    'timingConstraint' => 'none',
23276 
                    'type' => 'Bool',
23277 
                  },
23278 
                  'direction' => 'in',
23279 
                  'hdlType' => 'std_logic',
23280 
                  'width' => 1,
23281 
                },
23282 
                'from_register10_data_out' => {
23283 
                  'attributes' => {
23284 
                    'bin_pt' => 0,
23285 
                    'is_floating_block' => 1,
23286 
                    'must_be_hdl_vector' => 1,
23287 
                    'period' => 1,
23288 
                    'port_id' => 0,
23289 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register10/data_out',
23290 
                    'type' => 'UFix_1_0',
23291 
                  },
23292 
                  'direction' => 'in',
23293 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23294 
                  'width' => 1,
23295 
                },
23296 
                'from_register11_data_out' => {
23297 
                  'attributes' => {
23298 
                    'bin_pt' => 0,
23299 
                    'is_floating_block' => 1,
23300 
                    'must_be_hdl_vector' => 1,
23301 
                    'period' => 1,
23302 
                    'port_id' => 0,
23303 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register11/data_out',
23304 
                    'type' => 'UFix_32_0',
23305 
                  },
23306 
                  'direction' => 'in',
23307 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23308 
                  'width' => 32,
23309 
                },
23310 
                'from_register12_data_out' => {
23311 
                  'attributes' => {
23312 
                    'bin_pt' => 0,
23313 
                    'is_floating_block' => 1,
23314 
                    'must_be_hdl_vector' => 1,
23315 
                    'period' => 1,
23316 
                    'port_id' => 0,
23317 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register12/data_out',
23318 
                    'type' => 'UFix_1_0',
23319 
                  },
23320 
                  'direction' => 'in',
23321 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23322 
                  'width' => 1,
23323 
                },
23324 
                'from_register13_data_out' => {
23325 
                  'attributes' => {
23326 
                    'bin_pt' => 0,
23327 
                    'is_floating_block' => 1,
23328 
                    'must_be_hdl_vector' => 1,
23329 
                    'period' => 1,
23330 
                    'port_id' => 0,
23331 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register13/data_out',
23332 
                    'type' => 'UFix_32_0',
23333 
                  },
23334 
                  'direction' => 'in',
23335 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23336 
                  'width' => 32,
23337 
                },
23338 
                'from_register14_data_out' => {
23339 
                  'attributes' => {
23340 
                    'bin_pt' => 0,
23341 
                    'is_floating_block' => 1,
23342 
                    'must_be_hdl_vector' => 1,
23343 
                    'period' => 1,
23344 
                    'port_id' => 0,
23345 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register14/data_out',
23346 
                    'type' => 'UFix_1_0',
23347 
                  },
23348 
                  'direction' => 'in',
23349 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23350 
                  'width' => 1,
23351 
                },
23352 
                'from_register15_data_out' => {
23353 
                  'attributes' => {
23354 
                    'bin_pt' => 0,
23355 
                    'is_floating_block' => 1,
23356 
                    'must_be_hdl_vector' => 1,
23357 
                    'period' => 1,
23358 
                    'port_id' => 0,
23359 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register15/data_out',
23360 
                    'type' => 'UFix_1_0',
23361 
                  },
23362 
                  'direction' => 'in',
23363 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23364 
                  'width' => 1,
23365 
                },
23366 
                'from_register16_data_out' => {
23367 
                  'attributes' => {
23368 
                    'bin_pt' => 0,
23369 
                    'is_floating_block' => 1,
23370 
                    'must_be_hdl_vector' => 1,
23371 
                    'period' => 1,
23372 
                    'port_id' => 0,
23373 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register16/data_out',
23374 
                    'type' => 'UFix_1_0',
23375 
                  },
23376 
                  'direction' => 'in',
23377 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23378 
                  'width' => 1,
23379 
                },
23380 
                'from_register17_data_out' => {
23381 
                  'attributes' => {
23382 
                    'bin_pt' => 0,
23383 
                    'is_floating_block' => 1,
23384 
                    'must_be_hdl_vector' => 1,
23385 
                    'period' => 1,
23386 
                    'port_id' => 0,
23387 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register17/data_out',
23388 
                    'type' => 'UFix_32_0',
23389 
                  },
23390 
                  'direction' => 'in',
23391 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23392 
                  'width' => 32,
23393 
                },
23394 
                'from_register18_data_out' => {
23395 
                  'attributes' => {
23396 
                    'bin_pt' => 0,
23397 
                    'is_floating_block' => 1,
23398 
                    'must_be_hdl_vector' => 1,
23399 
                    'period' => 1,
23400 
                    'port_id' => 0,
23401 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register18/data_out',
23402 
                    'type' => 'UFix_1_0',
23403 
                  },
23404 
                  'direction' => 'in',
23405 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23406 
                  'width' => 1,
23407 
                },
23408 
                'from_register19_data_out' => {
23409 
                  'attributes' => {
23410 
                    'bin_pt' => 0,
23411 
                    'is_floating_block' => 1,
23412 
                    'must_be_hdl_vector' => 1,
23413 
                    'period' => 1,
23414 
                    'port_id' => 0,
23415 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register19/data_out',
23416 
                    'type' => 'UFix_32_0',
23417 
                  },
23418 
                  'direction' => 'in',
23419 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23420 
                  'width' => 32,
23421 
                },
23422 
                'from_register1_data_out' => {
23423 
                  'attributes' => {
23424 
                    'bin_pt' => 0,
23425 
                    'is_floating_block' => 1,
23426 
                    'must_be_hdl_vector' => 1,
23427 
                    'period' => 1,
23428 
                    'port_id' => 0,
23429 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register1/data_out',
23430 
                    'type' => 'UFix_32_0',
23431 
                  },
23432 
                  'direction' => 'in',
23433 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23434 
                  'width' => 32,
23435 
                },
23436 
                'from_register20_data_out' => {
23437 
                  'attributes' => {
23438 
                    'bin_pt' => 0,
23439 
                    'is_floating_block' => 1,
23440 
                    'must_be_hdl_vector' => 1,
23441 
                    'period' => 1,
23442 
                    'port_id' => 0,
23443 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register20/data_out',
23444 
                    'type' => 'UFix_32_0',
23445 
                  },
23446 
                  'direction' => 'in',
23447 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23448 
                  'width' => 32,
23449 
                },
23450 
                'from_register21_data_out' => {
23451 
                  'attributes' => {
23452 
                    'bin_pt' => 0,
23453 
                    'is_floating_block' => 1,
23454 
                    'must_be_hdl_vector' => 1,
23455 
                    'period' => 1,
23456 
                    'port_id' => 0,
23457 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register21/data_out',
23458 
                    'type' => 'UFix_1_0',
23459 
                  },
23460 
                  'direction' => 'in',
23461 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23462 
                  'width' => 1,
23463 
                },
23464 
                'from_register22_data_out' => {
23465 
                  'attributes' => {
23466 
                    'bin_pt' => 0,
23467 
                    'is_floating_block' => 1,
23468 
                    'must_be_hdl_vector' => 1,
23469 
                    'period' => 1,
23470 
                    'port_id' => 0,
23471 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register22/data_out',
23472 
                    'type' => 'UFix_32_0',
23473 
                  },
23474 
                  'direction' => 'in',
23475 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23476 
                  'width' => 32,
23477 
                },
23478 
                'from_register23_data_out' => {
23479 
                  'attributes' => {
23480 
                    'bin_pt' => 0,
23481 
                    'is_floating_block' => 1,
23482 
                    'must_be_hdl_vector' => 1,
23483 
                    'period' => 1,
23484 
                    'port_id' => 0,
23485 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register23/data_out',
23486 
                    'type' => 'UFix_1_0',
23487 
                  },
23488 
                  'direction' => 'in',
23489 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23490 
                  'width' => 1,
23491 
                },
23492 
                'from_register24_data_out' => {
23493 
                  'attributes' => {
23494 
                    'bin_pt' => 0,
23495 
                    'is_floating_block' => 1,
23496 
                    'must_be_hdl_vector' => 1,
23497 
                    'period' => 1,
23498 
                    'port_id' => 0,
23499 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register24/data_out',
23500 
                    'type' => 'UFix_32_0',
23501 
                  },
23502 
                  'direction' => 'in',
23503 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23504 
                  'width' => 32,
23505 
                },
23506 
                'from_register25_data_out' => {
23507 
                  'attributes' => {
23508 
                    'bin_pt' => 0,
23509 
                    'is_floating_block' => 1,
23510 
                    'must_be_hdl_vector' => 1,
23511 
                    'period' => 1,
23512 
                    'port_id' => 0,
23513 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register25/data_out',
23514 
                    'type' => 'UFix_1_0',
23515 
                  },
23516 
                  'direction' => 'in',
23517 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23518 
                  'width' => 1,
23519 
                },
23520 
                'from_register26_data_out' => {
23521 
                  'attributes' => {
23522 
                    'bin_pt' => 0,
23523 
                    'is_floating_block' => 1,
23524 
                    'must_be_hdl_vector' => 1,
23525 
                    'period' => 1,
23526 
                    'port_id' => 0,
23527 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register26/data_out',
23528 
                    'type' => 'UFix_32_0',
23529 
                  },
23530 
                  'direction' => 'in',
23531 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23532 
                  'width' => 32,
23533 
                },
23534 
                'from_register27_data_out' => {
23535 
                  'attributes' => {
23536 
                    'bin_pt' => 0,
23537 
                    'is_floating_block' => 1,
23538 
                    'must_be_hdl_vector' => 1,
23539 
                    'period' => 1,
23540 
                    'port_id' => 0,
23541 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register27/data_out',
23542 
                    'type' => 'UFix_1_0',
23543 
                  },
23544 
                  'direction' => 'in',
23545 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23546 
                  'width' => 1,
23547 
                },
23548 
                'from_register28_data_out' => {
23549 
                  'attributes' => {
23550 
                    'bin_pt' => 0,
23551 
                    'is_floating_block' => 1,
23552 
                    'must_be_hdl_vector' => 1,
23553 
                    'period' => 1,
23554 
                    'port_id' => 0,
23555 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register28/data_out',
23556 
                    'type' => 'UFix_32_0',
23557 
                  },
23558 
                  'direction' => 'in',
23559 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23560 
                  'width' => 32,
23561 
                },
23562 
                'from_register29_data_out' => {
23563 
                  'attributes' => {
23564 
                    'bin_pt' => 0,
23565 
                    'is_floating_block' => 1,
23566 
                    'must_be_hdl_vector' => 1,
23567 
                    'period' => 1,
23568 
                    'port_id' => 0,
23569 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register29/data_out',
23570 
                    'type' => 'UFix_1_0',
23571 
                  },
23572 
                  'direction' => 'in',
23573 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23574 
                  'width' => 1,
23575 
                },
23576 
                'from_register2_data_out' => {
23577 
                  'attributes' => {
23578 
                    'bin_pt' => 0,
23579 
                    'is_floating_block' => 1,
23580 
                    'must_be_hdl_vector' => 1,
23581 
                    'period' => 1,
23582 
                    'port_id' => 0,
23583 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register2/data_out',
23584 
                    'type' => 'UFix_32_0',
23585 
                  },
23586 
                  'direction' => 'in',
23587 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23588 
                  'width' => 32,
23589 
                },
23590 
                'from_register30_data_out' => {
23591 
                  'attributes' => {
23592 
                    'bin_pt' => 0,
23593 
                    'is_floating_block' => 1,
23594 
                    'must_be_hdl_vector' => 1,
23595 
                    'period' => 1,
23596 
                    'port_id' => 0,
23597 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register30/data_out',
23598 
                    'type' => 'UFix_32_0',
23599 
                  },
23600 
                  'direction' => 'in',
23601 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23602 
                  'width' => 32,
23603 
                },
23604 
                'from_register31_data_out' => {
23605 
                  'attributes' => {
23606 
                    'bin_pt' => 0,
23607 
                    'is_floating_block' => 1,
23608 
                    'must_be_hdl_vector' => 1,
23609 
                    'period' => 1,
23610 
                    'port_id' => 0,
23611 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register31/data_out',
23612 
                    'type' => 'UFix_1_0',
23613 
                  },
23614 
                  'direction' => 'in',
23615 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23616 
                  'width' => 1,
23617 
                },
23618 
                'from_register32_data_out' => {
23619 
                  'attributes' => {
23620 
                    'bin_pt' => 0,
23621 
                    'is_floating_block' => 1,
23622 
                    'must_be_hdl_vector' => 1,
23623 
                    'period' => 1,
23624 
                    'port_id' => 0,
23625 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register32/data_out',
23626 
                    'type' => 'UFix_32_0',
23627 
                  },
23628 
                  'direction' => 'in',
23629 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23630 
                  'width' => 32,
23631 
                },
23632 
                'from_register33_data_out' => {
23633 
                  'attributes' => {
23634 
                    'bin_pt' => 0,
23635 
                    'is_floating_block' => 1,
23636 
                    'must_be_hdl_vector' => 1,
23637 
                    'period' => 1,
23638 
                    'port_id' => 0,
23639 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register33/data_out',
23640 
                    'type' => 'UFix_1_0',
23641 
                  },
23642 
                  'direction' => 'in',
23643 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23644 
                  'width' => 1,
23645 
                },
23646 
                'from_register3_data_out' => {
23647 
                  'attributes' => {
23648 
                    'bin_pt' => 0,
23649 
                    'is_floating_block' => 1,
23650 
                    'must_be_hdl_vector' => 1,
23651 
                    'period' => 1,
23652 
                    'port_id' => 0,
23653 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register3/data_out',
23654 
                    'type' => 'UFix_32_0',
23655 
                  },
23656 
                  'direction' => 'in',
23657 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23658 
                  'width' => 32,
23659 
                },
23660 
                'from_register4_data_out' => {
23661 
                  'attributes' => {
23662 
                    'bin_pt' => 0,
23663 
                    'is_floating_block' => 1,
23664 
                    'must_be_hdl_vector' => 1,
23665 
                    'period' => 1,
23666 
                    'port_id' => 0,
23667 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register4/data_out',
23668 
                    'type' => 'UFix_1_0',
23669 
                  },
23670 
                  'direction' => 'in',
23671 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23672 
                  'width' => 1,
23673 
                },
23674 
                'from_register5_data_out' => {
23675 
                  'attributes' => {
23676 
                    'bin_pt' => 0,
23677 
                    'is_floating_block' => 1,
23678 
                    'must_be_hdl_vector' => 1,
23679 
                    'period' => 1,
23680 
                    'port_id' => 0,
23681 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register5/data_out',
23682 
                    'type' => 'UFix_32_0',
23683 
                  },
23684 
                  'direction' => 'in',
23685 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23686 
                  'width' => 32,
23687 
                },
23688 
                'from_register6_data_out' => {
23689 
                  'attributes' => {
23690 
                    'bin_pt' => 0,
23691 
                    'is_floating_block' => 1,
23692 
                    'must_be_hdl_vector' => 1,
23693 
                    'period' => 1,
23694 
                    'port_id' => 0,
23695 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register6/data_out',
23696 
                    'type' => 'UFix_1_0',
23697 
                  },
23698 
                  'direction' => 'in',
23699 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23700 
                  'width' => 1,
23701 
                },
23702 
                'from_register7_data_out' => {
23703 
                  'attributes' => {
23704 
                    'bin_pt' => 0,
23705 
                    'is_floating_block' => 1,
23706 
                    'must_be_hdl_vector' => 1,
23707 
                    'period' => 1,
23708 
                    'port_id' => 0,
23709 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register7/data_out',
23710 
                    'type' => 'UFix_32_0',
23711 
                  },
23712 
                  'direction' => 'in',
23713 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23714 
                  'width' => 32,
23715 
                },
23716 
                'from_register8_data_out' => {
23717 
                  'attributes' => {
23718 
                    'bin_pt' => 0,
23719 
                    'is_floating_block' => 1,
23720 
                    'must_be_hdl_vector' => 1,
23721 
                    'period' => 1,
23722 
                    'port_id' => 0,
23723 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register8/data_out',
23724 
                    'type' => 'UFix_1_0',
23725 
                  },
23726 
                  'direction' => 'in',
23727 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23728 
                  'width' => 1,
23729 
                },
23730 
                'from_register9_data_out' => {
23731 
                  'attributes' => {
23732 
                    'bin_pt' => 0,
23733 
                    'is_floating_block' => 1,
23734 
                    'must_be_hdl_vector' => 1,
23735 
                    'period' => 1,
23736 
                    'port_id' => 0,
23737 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register9/data_out',
23738 
                    'type' => 'UFix_32_0',
23739 
                  },
23740 
                  'direction' => 'in',
23741 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23742 
                  'width' => 32,
23743 
                },
23744 
                'from_register_data_out' => {
23745 
                  'attributes' => {
23746 
                    'bin_pt' => 0,
23747 
                    'is_floating_block' => 1,
23748 
                    'must_be_hdl_vector' => 1,
23749 
                    'period' => 1,
23750 
                    'port_id' => 0,
23751 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register/data_out',
23752 
                    'type' => 'UFix_32_0',
23753 
                  },
23754 
                  'direction' => 'in',
23755 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23756 
                  'width' => 32,
23757 
                },
23758 
                'rst_i' => {
23759 
                  'attributes' => {
23760 
                    'bin_pt' => 0,
23761 
                    'inputFile' => 'pcie_userlogic_00_user_logic_rst_i.dat',
23762 
                    'is_floating_block' => 1,
23763 
                    'is_gateway_port' => 1,
23764 
                    'must_be_hdl_vector' => 1,
23765 
                    'period' => 1,
23766 
                    'port_id' => 0,
23767 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/rst_i/rst_i',
23768 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/rst_i',
23769 
                    'timingConstraint' => 'none',
23770 
                    'type' => 'Bool',
23771 
                  },
23772 
                  'direction' => 'in',
23773 
                  'hdlType' => 'std_logic',
23774 
                  'width' => 1,
23775 
                },
23776 
                'rst_o' => {
23777 
                  'attributes' => {
23778 
                    'bin_pt' => 0,
23779 
                    'inputFile' => 'pcie_userlogic_00_user_logic_rst_o.dat',
23780 
                    'is_floating_block' => 1,
23781 
                    'is_gateway_port' => 1,
23782 
                    'must_be_hdl_vector' => 1,
23783 
                    'period' => 1,
23784 
                    'port_id' => 0,
23785 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/rst_o/rst_o',
23786 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/rst_o',
23787 
                    'timingConstraint' => 'none',
23788 
                    'type' => 'Bool',
23789 
                  },
23790 
                  'direction' => 'out',
23791 
                  'hdlType' => 'std_logic',
23792 
                  'width' => 1,
23793 
                },
23794 
                'to_register10_ce' => {
23795 
                  'attributes' => {
23796 
                    'domain' => '',
23797 
                    'group' => 1,
23798 
                    'isCe' => 1,
23799 
                    'is_floating_block' => 1,
23800 
                    'period' => 1,
23801 
                    'type' => 'logic',
23802 
                  },
23803 
                  'direction' => 'out',
23804 
                  'hdlType' => 'std_logic',
23805 
                  'width' => 1,
23806 
                },
23807 
                'to_register10_clk' => {
23808 
                  'attributes' => {
23809 
                    'domain' => '',
23810 
                    'group' => 1,
23811 
                    'isClk' => 1,
23812 
                    'is_floating_block' => 1,
23813 
                    'period' => 1,
23814 
                    'type' => 'logic',
23815 
                  },
23816 
                  'direction' => 'out',
23817 
                  'hdlType' => 'std_logic',
23818 
                  'width' => 1,
23819 
                },
23820 
                'to_register10_clr' => {
23821 
                  'attributes' => {
23822 
                    'domain' => '',
23823 
                    'group' => 1,
23824 
                    'isClr' => 1,
23825 
                    'is_floating_block' => 1,
23826 
                    'period' => 1,
23827 
                    'type' => 'logic',
23828 
                    'valid_bit_used' => 0,
23829 
                  },
23830 
                  'direction' => 'out',
23831 
                  'hdlType' => 'std_logic',
23832 
                  'width' => 1,
23833 
                },
23834 
                'to_register10_data_in' => {
23835 
                  'attributes' => {
23836 
                    'bin_pt' => 0,
23837 
                    'is_floating_block' => 1,
23838 
                    'must_be_hdl_vector' => 1,
23839 
                    'period' => 1,
23840 
                    'port_id' => 0,
23841 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register10/data_in',
23842 
                    'type' => 'Bool',
23843 
                  },
23844 
                  'direction' => 'out',
23845 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23846 
                  'width' => 1,
23847 
                },
23848 
                'to_register10_dout' => {
23849 
                  'attributes' => {
23850 
                    'bin_pt' => 0,
23851 
                    'is_floating_block' => 1,
23852 
                    'must_be_hdl_vector' => 1,
23853 
                    'period' => 1,
23854 
                    'port_id' => 0,
23855 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register10/dout',
23856 
                    'type' => 'Bool',
23857 
                  },
23858 
                  'direction' => 'in',
23859 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23860 
                  'width' => 1,
23861 
                },
23862 
                'to_register10_en' => {
23863 
                  'attributes' => {
23864 
                    'bin_pt' => 0,
23865 
                    'is_floating_block' => 1,
23866 
                    'must_be_hdl_vector' => 1,
23867 
                    'period' => 1,
23868 
                    'port_id' => 1,
23869 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register10/en',
23870 
                    'type' => 'Bool',
23871 
                  },
23872 
                  'direction' => 'out',
23873 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23874 
                  'width' => 1,
23875 
                },
23876 
                'to_register11_ce' => {
23877 
                  'attributes' => {
23878 
                    'domain' => '',
23879 
                    'group' => 1,
23880 
                    'isCe' => 1,
23881 
                    'is_floating_block' => 1,
23882 
                    'period' => 1,
23883 
                    'type' => 'logic',
23884 
                  },
23885 
                  'direction' => 'out',
23886 
                  'hdlType' => 'std_logic',
23887 
                  'width' => 1,
23888 
                },
23889 
                'to_register11_clk' => {
23890 
                  'attributes' => {
23891 
                    'domain' => '',
23892 
                    'group' => 1,
23893 
                    'isClk' => 1,
23894 
                    'is_floating_block' => 1,
23895 
                    'period' => 1,
23896 
                    'type' => 'logic',
23897 
                  },
23898 
                  'direction' => 'out',
23899 
                  'hdlType' => 'std_logic',
23900 
                  'width' => 1,
23901 
                },
23902 
                'to_register11_clr' => {
23903 
                  'attributes' => {
23904 
                    'domain' => '',
23905 
                    'group' => 1,
23906 
                    'isClr' => 1,
23907 
                    'is_floating_block' => 1,
23908 
                    'period' => 1,
23909 
                    'type' => 'logic',
23910 
                    'valid_bit_used' => 0,
23911 
                  },
23912 
                  'direction' => 'out',
23913 
                  'hdlType' => 'std_logic',
23914 
                  'width' => 1,
23915 
                },
23916 
                'to_register11_data_in' => {
23917 
                  'attributes' => {
23918 
                    'bin_pt' => 0,
23919 
                    'is_floating_block' => 1,
23920 
                    'must_be_hdl_vector' => 1,
23921 
                    'period' => 1,
23922 
                    'port_id' => 0,
23923 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register11/data_in',
23924 
                    'type' => 'Bool',
23925 
                  },
23926 
                  'direction' => 'out',
23927 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23928 
                  'width' => 1,
23929 
                },
23930 
                'to_register11_dout' => {
23931 
                  'attributes' => {
23932 
                    'bin_pt' => 0,
23933 
                    'is_floating_block' => 1,
23934 
                    'must_be_hdl_vector' => 1,
23935 
                    'period' => 1,
23936 
                    'port_id' => 0,
23937 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register11/dout',
23938 
                    'type' => 'Bool',
23939 
                  },
23940 
                  'direction' => 'in',
23941 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23942 
                  'width' => 1,
23943 
                },
23944 
                'to_register11_en' => {
23945 
                  'attributes' => {
23946 
                    'bin_pt' => 0,
23947 
                    'is_floating_block' => 1,
23948 
                    'must_be_hdl_vector' => 1,
23949 
                    'period' => 1,
23950 
                    'port_id' => 1,
23951 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register11/en',
23952 
                    'type' => 'Bool',
23953 
                  },
23954 
                  'direction' => 'out',
23955 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23956 
                  'width' => 1,
23957 
                },
23958 
                'to_register12_ce' => {
23959 
                  'attributes' => {
23960 
                    'domain' => '',
23961 
                    'group' => 1,
23962 
                    'isCe' => 1,
23963 
                    'is_floating_block' => 1,
23964 
                    'period' => 1,
23965 
                    'type' => 'logic',
23966 
                  },
23967 
                  'direction' => 'out',
23968 
                  'hdlType' => 'std_logic',
23969 
                  'width' => 1,
23970 
                },
23971 
                'to_register12_clk' => {
23972 
                  'attributes' => {
23973 
                    'domain' => '',
23974 
                    'group' => 1,
23975 
                    'isClk' => 1,
23976 
                    'is_floating_block' => 1,
23977 
                    'period' => 1,
23978 
                    'type' => 'logic',
23979 
                  },
23980 
                  'direction' => 'out',
23981 
                  'hdlType' => 'std_logic',
23982 
                  'width' => 1,
23983 
                },
23984 
                'to_register12_clr' => {
23985 
                  'attributes' => {
23986 
                    'domain' => '',
23987 
                    'group' => 1,
23988 
                    'isClr' => 1,
23989 
                    'is_floating_block' => 1,
23990 
                    'period' => 1,
23991 
                    'type' => 'logic',
23992 
                    'valid_bit_used' => 0,
23993 
                  },
23994 
                  'direction' => 'out',
23995 
                  'hdlType' => 'std_logic',
23996 
                  'width' => 1,
23997 
                },
23998 
                'to_register12_data_in' => {
23999 
                  'attributes' => {
24000 
                    'bin_pt' => 0,
24001 
                    'is_floating_block' => 1,
24002 
                    'must_be_hdl_vector' => 1,
24003 
                    'period' => 1,
24004 
                    'port_id' => 0,
24005 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register12/data_in',
24006 
                    'type' => 'Bool',
24007 
                  },
24008 
                  'direction' => 'out',
24009 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24010 
                  'width' => 1,
24011 
                },
24012 
                'to_register12_dout' => {
24013 
                  'attributes' => {
24014 
                    'bin_pt' => 0,
24015 
                    'is_floating_block' => 1,
24016 
                    'must_be_hdl_vector' => 1,
24017 
                    'period' => 1,
24018 
                    'port_id' => 0,
24019 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register12/dout',
24020 
                    'type' => 'Bool',
24021 
                  },
24022 
                  'direction' => 'in',
24023 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24024 
                  'width' => 1,
24025 
                },
24026 
                'to_register12_en' => {
24027 
                  'attributes' => {
24028 
                    'bin_pt' => 0,
24029 
                    'is_floating_block' => 1,
24030 
                    'must_be_hdl_vector' => 1,
24031 
                    'period' => 1,
24032 
                    'port_id' => 1,
24033 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register12/en',
24034 
                    'type' => 'Bool',
24035 
                  },
24036 
                  'direction' => 'out',
24037 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24038 
                  'width' => 1,
24039 
                },
24040 
                'to_register13_ce' => {
24041 
                  'attributes' => {
24042 
                    'domain' => '',
24043 
                    'group' => 1,
24044 
                    'isCe' => 1,
24045 
                    'is_floating_block' => 1,
24046 
                    'period' => 1,
24047 
                    'type' => 'logic',
24048 
                  },
24049 
                  'direction' => 'out',
24050 
                  'hdlType' => 'std_logic',
24051 
                  'width' => 1,
24052 
                },
24053 
                'to_register13_clk' => {
24054 
                  'attributes' => {
24055 
                    'domain' => '',
24056 
                    'group' => 1,
24057 
                    'isClk' => 1,
24058 
                    'is_floating_block' => 1,
24059 
                    'period' => 1,
24060 
                    'type' => 'logic',
24061 
                  },
24062 
                  'direction' => 'out',
24063 
                  'hdlType' => 'std_logic',
24064 
                  'width' => 1,
24065 
                },
24066 
                'to_register13_clr' => {
24067 
                  'attributes' => {
24068 
                    'domain' => '',
24069 
                    'group' => 1,
24070 
                    'isClr' => 1,
24071 
                    'is_floating_block' => 1,
24072 
                    'period' => 1,
24073 
                    'type' => 'logic',
24074 
                    'valid_bit_used' => 0,
24075 
                  },
24076 
                  'direction' => 'out',
24077 
                  'hdlType' => 'std_logic',
24078 
                  'width' => 1,
24079 
                },
24080 
                'to_register13_data_in' => {
24081 
                  'attributes' => {
24082 
                    'bin_pt' => 0,
24083 
                    'is_floating_block' => 1,
24084 
                    'must_be_hdl_vector' => 1,
24085 
                    'period' => 1,
24086 
                    'port_id' => 0,
24087 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register13/data_in',
24088 
                    'type' => 'UFix_32_0',
24089 
                  },
24090 
                  'direction' => 'out',
24091 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24092 
                  'width' => 32,
24093 
                },
24094 
                'to_register13_dout' => {
24095 
                  'attributes' => {
24096 
                    'bin_pt' => 0,
24097 
                    'is_floating_block' => 1,
24098 
                    'must_be_hdl_vector' => 1,
24099 
                    'period' => 1,
24100 
                    'port_id' => 0,
24101 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register13/dout',
24102 
                    'type' => 'UFix_32_0',
24103 
                  },
24104 
                  'direction' => 'in',
24105 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24106 
                  'width' => 32,
24107 
                },
24108 
                'to_register13_en' => {
24109 
                  'attributes' => {
24110 
                    'bin_pt' => 0,
24111 
                    'is_floating_block' => 1,
24112 
                    'must_be_hdl_vector' => 1,
24113 
                    'period' => 1,
24114 
                    'port_id' => 1,
24115 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register13/en',
24116 
                    'type' => 'Bool',
24117 
                  },
24118 
                  'direction' => 'out',
24119 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24120 
                  'width' => 1,
24121 
                },
24122 
                'to_register14_ce' => {
24123 
                  'attributes' => {
24124 
                    'domain' => '',
24125 
                    'group' => 1,
24126 
                    'isCe' => 1,
24127 
                    'is_floating_block' => 1,
24128 
                    'period' => 1,
24129 
                    'type' => 'logic',
24130 
                  },
24131 
                  'direction' => 'out',
24132 
                  'hdlType' => 'std_logic',
24133 
                  'width' => 1,
24134 
                },
24135 
                'to_register14_clk' => {
24136 
                  'attributes' => {
24137 
                    'domain' => '',
24138 
                    'group' => 1,
24139 
                    'isClk' => 1,
24140 
                    'is_floating_block' => 1,
24141 
                    'period' => 1,
24142 
                    'type' => 'logic',
24143 
                  },
24144 
                  'direction' => 'out',
24145 
                  'hdlType' => 'std_logic',
24146 
                  'width' => 1,
24147 
                },
24148 
                'to_register14_clr' => {
24149 
                  'attributes' => {
24150 
                    'domain' => '',
24151 
                    'group' => 1,
24152 
                    'isClr' => 1,
24153 
                    'is_floating_block' => 1,
24154 
                    'period' => 1,
24155 
                    'type' => 'logic',
24156 
                    'valid_bit_used' => 0,
24157 
                  },
24158 
                  'direction' => 'out',
24159 
                  'hdlType' => 'std_logic',
24160 
                  'width' => 1,
24161 
                },
24162 
                'to_register14_data_in' => {
24163 
                  'attributes' => {
24164 
                    'bin_pt' => 0,
24165 
                    'is_floating_block' => 1,
24166 
                    'must_be_hdl_vector' => 1,
24167 
                    'period' => 1,
24168 
                    'port_id' => 0,
24169 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register14/data_in',
24170 
                    'type' => 'Bool',
24171 
                  },
24172 
                  'direction' => 'out',
24173 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24174 
                  'width' => 1,
24175 
                },
24176 
                'to_register14_dout' => {
24177 
                  'attributes' => {
24178 
                    'bin_pt' => 0,
24179 
                    'is_floating_block' => 1,
24180 
                    'must_be_hdl_vector' => 1,
24181 
                    'period' => 1,
24182 
                    'port_id' => 0,
24183 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register14/dout',
24184 
                    'type' => 'Bool',
24185 
                  },
24186 
                  'direction' => 'in',
24187 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24188 
                  'width' => 1,
24189 
                },
24190 
                'to_register14_en' => {
24191 
                  'attributes' => {
24192 
                    'bin_pt' => 0,
24193 
                    'is_floating_block' => 1,
24194 
                    'must_be_hdl_vector' => 1,
24195 
                    'period' => 1,
24196 
                    'port_id' => 1,
24197 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register14/en',
24198 
                    'type' => 'Bool',
24199 
                  },
24200 
                  'direction' => 'out',
24201 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24202 
                  'width' => 1,
24203 
                },
24204 
                'to_register15_ce' => {
24205 
                  'attributes' => {
24206 
                    'domain' => '',
24207 
                    'group' => 1,
24208 
                    'isCe' => 1,
24209 
                    'is_floating_block' => 1,
24210 
                    'period' => 1,
24211 
                    'type' => 'logic',
24212 
                  },
24213 
                  'direction' => 'out',
24214 
                  'hdlType' => 'std_logic',
24215 
                  'width' => 1,
24216 
                },
24217 
                'to_register15_clk' => {
24218 
                  'attributes' => {
24219 
                    'domain' => '',
24220 
                    'group' => 1,
24221 
                    'isClk' => 1,
24222 
                    'is_floating_block' => 1,
24223 
                    'period' => 1,
24224 
                    'type' => 'logic',
24225 
                  },
24226 
                  'direction' => 'out',
24227 
                  'hdlType' => 'std_logic',
24228 
                  'width' => 1,
24229 
                },
24230 
                'to_register15_clr' => {
24231 
                  'attributes' => {
24232 
                    'domain' => '',
24233 
                    'group' => 1,
24234 
                    'isClr' => 1,
24235 
                    'is_floating_block' => 1,
24236 
                    'period' => 1,
24237 
                    'type' => 'logic',
24238 
                    'valid_bit_used' => 0,
24239 
                  },
24240 
                  'direction' => 'out',
24241 
                  'hdlType' => 'std_logic',
24242 
                  'width' => 1,
24243 
                },
24244 
                'to_register15_data_in' => {
24245 
                  'attributes' => {
24246 
                    'bin_pt' => 0,
24247 
                    'is_floating_block' => 1,
24248 
                    'must_be_hdl_vector' => 1,
24249 
                    'period' => 1,
24250 
                    'port_id' => 0,
24251 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register15/data_in',
24252 
                    'type' => 'UFix_32_0',
24253 
                  },
24254 
                  'direction' => 'out',
24255 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24256 
                  'width' => 32,
24257 
                },
24258 
                'to_register15_dout' => {
24259 
                  'attributes' => {
24260 
                    'bin_pt' => 0,
24261 
                    'is_floating_block' => 1,
24262 
                    'must_be_hdl_vector' => 1,
24263 
                    'period' => 1,
24264 
                    'port_id' => 0,
24265 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register15/dout',
24266 
                    'type' => 'UFix_32_0',
24267 
                  },
24268 
                  'direction' => 'in',
24269 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24270 
                  'width' => 32,
24271 
                },
24272 
                'to_register15_en' => {
24273 
                  'attributes' => {
24274 
                    'bin_pt' => 0,
24275 
                    'is_floating_block' => 1,
24276 
                    'must_be_hdl_vector' => 1,
24277 
                    'period' => 1,
24278 
                    'port_id' => 1,
24279 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register15/en',
24280 
                    'type' => 'Bool',
24281 
                  },
24282 
                  'direction' => 'out',
24283 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24284 
                  'width' => 1,
24285 
                },
24286 
                'to_register16_ce' => {
24287 
                  'attributes' => {
24288 
                    'domain' => '',
24289 
                    'group' => 1,
24290 
                    'isCe' => 1,
24291 
                    'is_floating_block' => 1,
24292 
                    'period' => 1,
24293 
                    'type' => 'logic',
24294 
                  },
24295 
                  'direction' => 'out',
24296 
                  'hdlType' => 'std_logic',
24297 
                  'width' => 1,
24298 
                },
24299 
                'to_register16_clk' => {
24300 
                  'attributes' => {
24301 
                    'domain' => '',
24302 
                    'group' => 1,
24303 
                    'isClk' => 1,
24304 
                    'is_floating_block' => 1,
24305 
                    'period' => 1,
24306 
                    'type' => 'logic',
24307 
                  },
24308 
                  'direction' => 'out',
24309 
                  'hdlType' => 'std_logic',
24310 
                  'width' => 1,
24311 
                },
24312 
                'to_register16_clr' => {
24313 
                  'attributes' => {
24314 
                    'domain' => '',
24315 
                    'group' => 1,
24316 
                    'isClr' => 1,
24317 
                    'is_floating_block' => 1,
24318 
                    'period' => 1,
24319 
                    'type' => 'logic',
24320 
                    'valid_bit_used' => 0,
24321 
                  },
24322 
                  'direction' => 'out',
24323 
                  'hdlType' => 'std_logic',
24324 
                  'width' => 1,
24325 
                },
24326 
                'to_register16_data_in' => {
24327 
                  'attributes' => {
24328 
                    'bin_pt' => 0,
24329 
                    'is_floating_block' => 1,
24330 
                    'must_be_hdl_vector' => 1,
24331 
                    'period' => 1,
24332 
                    'port_id' => 0,
24333 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register16/data_in',
24334 
                    'type' => 'Bool',
24335 
                  },
24336 
                  'direction' => 'out',
24337 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24338 
                  'width' => 1,
24339 
                },
24340 
                'to_register16_dout' => {
24341 
                  'attributes' => {
24342 
                    'bin_pt' => 0,
24343 
                    'is_floating_block' => 1,
24344 
                    'must_be_hdl_vector' => 1,
24345 
                    'period' => 1,
24346 
                    'port_id' => 0,
24347 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register16/dout',
24348 
                    'type' => 'Bool',
24349 
                  },
24350 
                  'direction' => 'in',
24351 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24352 
                  'width' => 1,
24353 
                },
24354 
                'to_register16_en' => {
24355 
                  'attributes' => {
24356 
                    'bin_pt' => 0,
24357 
                    'is_floating_block' => 1,
24358 
                    'must_be_hdl_vector' => 1,
24359 
                    'period' => 1,
24360 
                    'port_id' => 1,
24361 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register16/en',
24362 
                    'type' => 'Bool',
24363 
                  },
24364 
                  'direction' => 'out',
24365 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24366 
                  'width' => 1,
24367 
                },
24368 
                'to_register17_ce' => {
24369 
                  'attributes' => {
24370 
                    'domain' => '',
24371 
                    'group' => 1,
24372 
                    'isCe' => 1,
24373 
                    'is_floating_block' => 1,
24374 
                    'period' => 1,
24375 
                    'type' => 'logic',
24376 
                  },
24377 
                  'direction' => 'out',
24378 
                  'hdlType' => 'std_logic',
24379 
                  'width' => 1,
24380 
                },
24381 
                'to_register17_clk' => {
24382 
                  'attributes' => {
24383 
                    'domain' => '',
24384 
                    'group' => 1,
24385 
                    'isClk' => 1,
24386 
                    'is_floating_block' => 1,
24387 
                    'period' => 1,
24388 
                    'type' => 'logic',
24389 
                  },
24390 
                  'direction' => 'out',
24391 
                  'hdlType' => 'std_logic',
24392 
                  'width' => 1,
24393 
                },
24394 
                'to_register17_clr' => {
24395 
                  'attributes' => {
24396 
                    'domain' => '',
24397 
                    'group' => 1,
24398 
                    'isClr' => 1,
24399 
                    'is_floating_block' => 1,
24400 
                    'period' => 1,
24401 
                    'type' => 'logic',
24402 
                    'valid_bit_used' => 0,
24403 
                  },
24404 
                  'direction' => 'out',
24405 
                  'hdlType' => 'std_logic',
24406 
                  'width' => 1,
24407 
                },
24408 
                'to_register17_data_in' => {
24409 
                  'attributes' => {
24410 
                    'bin_pt' => 0,
24411 
                    'is_floating_block' => 1,
24412 
                    'must_be_hdl_vector' => 1,
24413 
                    'period' => 1,
24414 
                    'port_id' => 0,
24415 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register17/data_in',
24416 
                    'type' => 'UFix_32_0',
24417 
                  },
24418 
                  'direction' => 'out',
24419 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24420 
                  'width' => 32,
24421 
                },
24422 
                'to_register17_dout' => {
24423 
                  'attributes' => {
24424 
                    'bin_pt' => 0,
24425 
                    'is_floating_block' => 1,
24426 
                    'must_be_hdl_vector' => 1,
24427 
                    'period' => 1,
24428 
                    'port_id' => 0,
24429 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register17/dout',
24430 
                    'type' => 'UFix_32_0',
24431 
                  },
24432 
                  'direction' => 'in',
24433 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24434 
                  'width' => 32,
24435 
                },
24436 
                'to_register17_en' => {
24437 
                  'attributes' => {
24438 
                    'bin_pt' => 0,
24439 
                    'is_floating_block' => 1,
24440 
                    'must_be_hdl_vector' => 1,
24441 
                    'period' => 1,
24442 
                    'port_id' => 1,
24443 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register17/en',
24444 
                    'type' => 'Bool',
24445 
                  },
24446 
                  'direction' => 'out',
24447 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24448 
                  'width' => 1,
24449 
                },
24450 
                'to_register18_ce' => {
24451 
                  'attributes' => {
24452 
                    'domain' => '',
24453 
                    'group' => 1,
24454 
                    'isCe' => 1,
24455 
                    'is_floating_block' => 1,
24456 
                    'period' => 1,
24457 
                    'type' => 'logic',
24458 
                  },
24459 
                  'direction' => 'out',
24460 
                  'hdlType' => 'std_logic',
24461 
                  'width' => 1,
24462 
                },
24463 
                'to_register18_clk' => {
24464 
                  'attributes' => {
24465 
                    'domain' => '',
24466 
                    'group' => 1,
24467 
                    'isClk' => 1,
24468 
                    'is_floating_block' => 1,
24469 
                    'period' => 1,
24470 
                    'type' => 'logic',
24471 
                  },
24472 
                  'direction' => 'out',
24473 
                  'hdlType' => 'std_logic',
24474 
                  'width' => 1,
24475 
                },
24476 
                'to_register18_clr' => {
24477 
                  'attributes' => {
24478 
                    'domain' => '',
24479 
                    'group' => 1,
24480 
                    'isClr' => 1,
24481 
                    'is_floating_block' => 1,
24482 
                    'period' => 1,
24483 
                    'type' => 'logic',
24484 
                    'valid_bit_used' => 0,
24485 
                  },
24486 
                  'direction' => 'out',
24487 
                  'hdlType' => 'std_logic',
24488 
                  'width' => 1,
24489 
                },
24490 
                'to_register18_data_in' => {
24491 
                  'attributes' => {
24492 
                    'bin_pt' => 0,
24493 
                    'is_floating_block' => 1,
24494 
                    'must_be_hdl_vector' => 1,
24495 
                    'period' => 1,
24496 
                    'port_id' => 0,
24497 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register18/data_in',
24498 
                    'type' => 'Bool',
24499 
                  },
24500 
                  'direction' => 'out',
24501 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24502 
                  'width' => 1,
24503 
                },
24504 
                'to_register18_dout' => {
24505 
                  'attributes' => {
24506 
                    'bin_pt' => 0,
24507 
                    'is_floating_block' => 1,
24508 
                    'must_be_hdl_vector' => 1,
24509 
                    'period' => 1,
24510 
                    'port_id' => 0,
24511 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register18/dout',
24512 
                    'type' => 'Bool',
24513 
                  },
24514 
                  'direction' => 'in',
24515 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24516 
                  'width' => 1,
24517 
                },
24518 
                'to_register18_en' => {
24519 
                  'attributes' => {
24520 
                    'bin_pt' => 0,
24521 
                    'is_floating_block' => 1,
24522 
                    'must_be_hdl_vector' => 1,
24523 
                    'period' => 1,
24524 
                    'port_id' => 1,
24525 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register18/en',
24526 
                    'type' => 'Bool',
24527 
                  },
24528 
                  'direction' => 'out',
24529 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24530 
                  'width' => 1,
24531 
                },
24532 
                'to_register19_ce' => {
24533 
                  'attributes' => {
24534 
                    'domain' => '',
24535 
                    'group' => 1,
24536 
                    'isCe' => 1,
24537 
                    'is_floating_block' => 1,
24538 
                    'period' => 1,
24539 
                    'type' => 'logic',
24540 
                  },
24541 
                  'direction' => 'out',
24542 
                  'hdlType' => 'std_logic',
24543 
                  'width' => 1,
24544 
                },
24545 
                'to_register19_clk' => {
24546 
                  'attributes' => {
24547 
                    'domain' => '',
24548 
                    'group' => 1,
24549 
                    'isClk' => 1,
24550 
                    'is_floating_block' => 1,
24551 
                    'period' => 1,
24552 
                    'type' => 'logic',
24553 
                  },
24554 
                  'direction' => 'out',
24555 
                  'hdlType' => 'std_logic',
24556 
                  'width' => 1,
24557 
                },
24558 
                'to_register19_clr' => {
24559 
                  'attributes' => {
24560 
                    'domain' => '',
24561 
                    'group' => 1,
24562 
                    'isClr' => 1,
24563 
                    'is_floating_block' => 1,
24564 
                    'period' => 1,
24565 
                    'type' => 'logic',
24566 
                    'valid_bit_used' => 0,
24567 
                  },
24568 
                  'direction' => 'out',
24569 
                  'hdlType' => 'std_logic',
24570 
                  'width' => 1,
24571 
                },
24572 
                'to_register19_data_in' => {
24573 
                  'attributes' => {
24574 
                    'bin_pt' => 0,
24575 
                    'is_floating_block' => 1,
24576 
                    'must_be_hdl_vector' => 1,
24577 
                    'period' => 1,
24578 
                    'port_id' => 0,
24579 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register19/data_in',
24580 
                    'type' => 'UFix_32_0',
24581 
                  },
24582 
                  'direction' => 'out',
24583 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24584 
                  'width' => 32,
24585 
                },
24586 
                'to_register19_dout' => {
24587 
                  'attributes' => {
24588 
                    'bin_pt' => 0,
24589 
                    'is_floating_block' => 1,
24590 
                    'must_be_hdl_vector' => 1,
24591 
                    'period' => 1,
24592 
                    'port_id' => 0,
24593 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register19/dout',
24594 
                    'type' => 'UFix_32_0',
24595 
                  },
24596 
                  'direction' => 'in',
24597 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24598 
                  'width' => 32,
24599 
                },
24600 
                'to_register19_en' => {
24601 
                  'attributes' => {
24602 
                    'bin_pt' => 0,
24603 
                    'is_floating_block' => 1,
24604 
                    'must_be_hdl_vector' => 1,
24605 
                    'period' => 1,
24606 
                    'port_id' => 1,
24607 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register19/en',
24608 
                    'type' => 'Bool',
24609 
                  },
24610 
                  'direction' => 'out',
24611 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24612 
                  'width' => 1,
24613 
                },
24614 
                'to_register1_ce' => {
24615 
                  'attributes' => {
24616 
                    'domain' => '',
24617 
                    'group' => 1,
24618 
                    'isCe' => 1,
24619 
                    'is_floating_block' => 1,
24620 
                    'period' => 1,
24621 
                    'type' => 'logic',
24622 
                  },
24623 
                  'direction' => 'out',
24624 
                  'hdlType' => 'std_logic',
24625 
                  'width' => 1,
24626 
                },
24627 
                'to_register1_clk' => {
24628 
                  'attributes' => {
24629 
                    'domain' => '',
24630 
                    'group' => 1,
24631 
                    'isClk' => 1,
24632 
                    'is_floating_block' => 1,
24633 
                    'period' => 1,
24634 
                    'type' => 'logic',
24635 
                  },
24636 
                  'direction' => 'out',
24637 
                  'hdlType' => 'std_logic',
24638 
                  'width' => 1,
24639 
                },
24640 
                'to_register1_clr' => {
24641 
                  'attributes' => {
24642 
                    'domain' => '',
24643 
                    'group' => 1,
24644 
                    'isClr' => 1,
24645 
                    'is_floating_block' => 1,
24646 
                    'period' => 1,
24647 
                    'type' => 'logic',
24648 
                    'valid_bit_used' => 0,
24649 
                  },
24650 
                  'direction' => 'out',
24651 
                  'hdlType' => 'std_logic',
24652 
                  'width' => 1,
24653 
                },
24654 
                'to_register1_data_in' => {
24655 
                  'attributes' => {
24656 
                    'bin_pt' => 0,
24657 
                    'is_floating_block' => 1,
24658 
                    'must_be_hdl_vector' => 1,
24659 
                    'period' => 1,
24660 
                    'port_id' => 0,
24661 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register1/data_in',
24662 
                    'type' => 'Bool',
24663 
                  },
24664 
                  'direction' => 'out',
24665 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24666 
                  'width' => 1,
24667 
                },
24668 
                'to_register1_dout' => {
24669 
                  'attributes' => {
24670 
                    'bin_pt' => 0,
24671 
                    'is_floating_block' => 1,
24672 
                    'must_be_hdl_vector' => 1,
24673 
                    'period' => 1,
24674 
                    'port_id' => 0,
24675 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register1/dout',
24676 
                    'type' => 'Bool',
24677 
                  },
24678 
                  'direction' => 'in',
24679 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24680 
                  'width' => 1,
24681 
                },
24682 
                'to_register1_en' => {
24683 
                  'attributes' => {
24684 
                    'bin_pt' => 0,
24685 
                    'is_floating_block' => 1,
24686 
                    'must_be_hdl_vector' => 1,
24687 
                    'period' => 1,
24688 
                    'port_id' => 1,
24689 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register1/en',
24690 
                    'type' => 'Bool',
24691 
                  },
24692 
                  'direction' => 'out',
24693 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24694 
                  'width' => 1,
24695 
                },
24696 
                'to_register20_ce' => {
24697 
                  'attributes' => {
24698 
                    'domain' => '',
24699 
                    'group' => 1,
24700 
                    'isCe' => 1,
24701 
                    'is_floating_block' => 1,
24702 
                    'period' => 1,
24703 
                    'type' => 'logic',
24704 
                  },
24705 
                  'direction' => 'out',
24706 
                  'hdlType' => 'std_logic',
24707 
                  'width' => 1,
24708 
                },
24709 
                'to_register20_clk' => {
24710 
                  'attributes' => {
24711 
                    'domain' => '',
24712 
                    'group' => 1,
24713 
                    'isClk' => 1,
24714 
                    'is_floating_block' => 1,
24715 
                    'period' => 1,
24716 
                    'type' => 'logic',
24717 
                  },
24718 
                  'direction' => 'out',
24719 
                  'hdlType' => 'std_logic',
24720 
                  'width' => 1,
24721 
                },
24722 
                'to_register20_clr' => {
24723 
                  'attributes' => {
24724 
                    'domain' => '',
24725 
                    'group' => 1,
24726 
                    'isClr' => 1,
24727 
                    'is_floating_block' => 1,
24728 
                    'period' => 1,
24729 
                    'type' => 'logic',
24730 
                    'valid_bit_used' => 0,
24731 
                  },
24732 
                  'direction' => 'out',
24733 
                  'hdlType' => 'std_logic',
24734 
                  'width' => 1,
24735 
                },
24736 
                'to_register20_data_in' => {
24737 
                  'attributes' => {
24738 
                    'bin_pt' => 0,
24739 
                    'is_floating_block' => 1,
24740 
                    'must_be_hdl_vector' => 1,
24741 
                    'period' => 1,
24742 
                    'port_id' => 0,
24743 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register20/data_in',
24744 
                    'type' => 'Bool',
24745 
                  },
24746 
                  'direction' => 'out',
24747 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24748 
                  'width' => 1,
24749 
                },
24750 
                'to_register20_dout' => {
24751 
                  'attributes' => {
24752 
                    'bin_pt' => 0,
24753 
                    'is_floating_block' => 1,
24754 
                    'must_be_hdl_vector' => 1,
24755 
                    'period' => 1,
24756 
                    'port_id' => 0,
24757 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register20/dout',
24758 
                    'type' => 'Bool',
24759 
                  },
24760 
                  'direction' => 'in',
24761 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24762 
                  'width' => 1,
24763 
                },
24764 
                'to_register20_en' => {
24765 
                  'attributes' => {
24766 
                    'bin_pt' => 0,
24767 
                    'is_floating_block' => 1,
24768 
                    'must_be_hdl_vector' => 1,
24769 
                    'period' => 1,
24770 
                    'port_id' => 1,
24771 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register20/en',
24772 
                    'type' => 'Bool',
24773 
                  },
24774 
                  'direction' => 'out',
24775 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24776 
                  'width' => 1,
24777 
                },
24778 
                'to_register21_ce' => {
24779 
                  'attributes' => {
24780 
                    'domain' => '',
24781 
                    'group' => 1,
24782 
                    'isCe' => 1,
24783 
                    'is_floating_block' => 1,
24784 
                    'period' => 1,
24785 
                    'type' => 'logic',
24786 
                  },
24787 
                  'direction' => 'out',
24788 
                  'hdlType' => 'std_logic',
24789 
                  'width' => 1,
24790 
                },
24791 
                'to_register21_clk' => {
24792 
                  'attributes' => {
24793 
                    'domain' => '',
24794 
                    'group' => 1,
24795 
                    'isClk' => 1,
24796 
                    'is_floating_block' => 1,
24797 
                    'period' => 1,
24798 
                    'type' => 'logic',
24799 
                  },
24800 
                  'direction' => 'out',
24801 
                  'hdlType' => 'std_logic',
24802 
                  'width' => 1,
24803 
                },
24804 
                'to_register21_clr' => {
24805 
                  'attributes' => {
24806 
                    'domain' => '',
24807 
                    'group' => 1,
24808 
                    'isClr' => 1,
24809 
                    'is_floating_block' => 1,
24810 
                    'period' => 1,
24811 
                    'type' => 'logic',
24812 
                    'valid_bit_used' => 0,
24813 
                  },
24814 
                  'direction' => 'out',
24815 
                  'hdlType' => 'std_logic',
24816 
                  'width' => 1,
24817 
                },
24818 
                'to_register21_data_in' => {
24819 
                  'attributes' => {
24820 
                    'bin_pt' => 0,
24821 
                    'is_floating_block' => 1,
24822 
                    'must_be_hdl_vector' => 1,
24823 
                    'period' => 1,
24824 
                    'port_id' => 0,
24825 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register21/data_in',
24826 
                    'type' => 'UFix_32_0',
24827 
                  },
24828 
                  'direction' => 'out',
24829 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24830 
                  'width' => 32,
24831 
                },
24832 
                'to_register21_dout' => {
24833 
                  'attributes' => {
24834 
                    'bin_pt' => 0,
24835 
                    'is_floating_block' => 1,
24836 
                    'must_be_hdl_vector' => 1,
24837 
                    'period' => 1,
24838 
                    'port_id' => 0,
24839 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register21/dout',
24840 
                    'type' => 'UFix_32_0',
24841 
                  },
24842 
                  'direction' => 'in',
24843 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24844 
                  'width' => 32,
24845 
                },
24846 
                'to_register21_en' => {
24847 
                  'attributes' => {
24848 
                    'bin_pt' => 0,
24849 
                    'is_floating_block' => 1,
24850 
                    'must_be_hdl_vector' => 1,
24851 
                    'period' => 1,
24852 
                    'port_id' => 1,
24853 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register21/en',
24854 
                    'type' => 'Bool',
24855 
                  },
24856 
                  'direction' => 'out',
24857 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24858 
                  'width' => 1,
24859 
                },
24860 
                'to_register22_ce' => {
24861 
                  'attributes' => {
24862 
                    'domain' => '',
24863 
                    'group' => 1,
24864 
                    'isCe' => 1,
24865 
                    'is_floating_block' => 1,
24866 
                    'period' => 1,
24867 
                    'type' => 'logic',
24868 
                  },
24869 
                  'direction' => 'out',
24870 
                  'hdlType' => 'std_logic',
24871 
                  'width' => 1,
24872 
                },
24873 
                'to_register22_clk' => {
24874 
                  'attributes' => {
24875 
                    'domain' => '',
24876 
                    'group' => 1,
24877 
                    'isClk' => 1,
24878 
                    'is_floating_block' => 1,
24879 
                    'period' => 1,
24880 
                    'type' => 'logic',
24881 
                  },
24882 
                  'direction' => 'out',
24883 
                  'hdlType' => 'std_logic',
24884 
                  'width' => 1,
24885 
                },
24886 
                'to_register22_clr' => {
24887 
                  'attributes' => {
24888 
                    'domain' => '',
24889 
                    'group' => 1,
24890 
                    'isClr' => 1,
24891 
                    'is_floating_block' => 1,
24892 
                    'period' => 1,
24893 
                    'type' => 'logic',
24894 
                    'valid_bit_used' => 0,
24895 
                  },
24896 
                  'direction' => 'out',
24897 
                  'hdlType' => 'std_logic',
24898 
                  'width' => 1,
24899 
                },
24900 
                'to_register22_data_in' => {
24901 
                  'attributes' => {
24902 
                    'bin_pt' => 0,
24903 
                    'is_floating_block' => 1,
24904 
                    'must_be_hdl_vector' => 1,
24905 
                    'period' => 1,
24906 
                    'port_id' => 0,
24907 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register22/data_in',
24908 
                    'type' => 'Bool',
24909 
                  },
24910 
                  'direction' => 'out',
24911 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24912 
                  'width' => 1,
24913 
                },
24914 
                'to_register22_dout' => {
24915 
                  'attributes' => {
24916 
                    'bin_pt' => 0,
24917 
                    'is_floating_block' => 1,
24918 
                    'must_be_hdl_vector' => 1,
24919 
                    'period' => 1,
24920 
                    'port_id' => 0,
24921 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register22/dout',
24922 
                    'type' => 'Bool',
24923 
                  },
24924 
                  'direction' => 'in',
24925 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24926 
                  'width' => 1,
24927 
                },
24928 
                'to_register22_en' => {
24929 
                  'attributes' => {
24930 
                    'bin_pt' => 0,
24931 
                    'is_floating_block' => 1,
24932 
                    'must_be_hdl_vector' => 1,
24933 
                    'period' => 1,
24934 
                    'port_id' => 1,
24935 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register22/en',
24936 
                    'type' => 'Bool',
24937 
                  },
24938 
                  'direction' => 'out',
24939 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24940 
                  'width' => 1,
24941 
                },
24942 
                'to_register23_ce' => {
24943 
                  'attributes' => {
24944 
                    'domain' => '',
24945 
                    'group' => 1,
24946 
                    'isCe' => 1,
24947 
                    'is_floating_block' => 1,
24948 
                    'period' => 1,
24949 
                    'type' => 'logic',
24950 
                  },
24951 
                  'direction' => 'out',
24952 
                  'hdlType' => 'std_logic',
24953 
                  'width' => 1,
24954 
                },
24955 
                'to_register23_clk' => {
24956 
                  'attributes' => {
24957 
                    'domain' => '',
24958 
                    'group' => 1,
24959 
                    'isClk' => 1,
24960 
                    'is_floating_block' => 1,
24961 
                    'period' => 1,
24962 
                    'type' => 'logic',
24963 
                  },
24964 
                  'direction' => 'out',
24965 
                  'hdlType' => 'std_logic',
24966 
                  'width' => 1,
24967 
                },
24968 
                'to_register23_clr' => {
24969 
                  'attributes' => {
24970 
                    'domain' => '',
24971 
                    'group' => 1,
24972 
                    'isClr' => 1,
24973 
                    'is_floating_block' => 1,
24974 
                    'period' => 1,
24975 
                    'type' => 'logic',
24976 
                    'valid_bit_used' => 0,
24977 
                  },
24978 
                  'direction' => 'out',
24979 
                  'hdlType' => 'std_logic',
24980 
                  'width' => 1,
24981 
                },
24982 
                'to_register23_data_in' => {
24983 
                  'attributes' => {
24984 
                    'bin_pt' => 0,
24985 
                    'is_floating_block' => 1,
24986 
                    'must_be_hdl_vector' => 1,
24987 
                    'period' => 1,
24988 
                    'port_id' => 0,
24989 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register23/data_in',
24990 
                    'type' => 'UFix_32_0',
24991 
                  },
24992 
                  'direction' => 'out',
24993 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24994 
                  'width' => 32,
24995 
                },
24996 
                'to_register23_dout' => {
24997 
                  'attributes' => {
24998 
                    'bin_pt' => 0,
24999 
                    'is_floating_block' => 1,
25000 
                    'must_be_hdl_vector' => 1,
25001 
                    'period' => 1,
25002 
                    'port_id' => 0,
25003 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register23/dout',
25004 
                    'type' => 'UFix_32_0',
25005 
                  },
25006 
                  'direction' => 'in',
25007 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25008 
                  'width' => 32,
25009 
                },
25010 
                'to_register23_en' => {
25011 
                  'attributes' => {
25012 
                    'bin_pt' => 0,
25013 
                    'is_floating_block' => 1,
25014 
                    'must_be_hdl_vector' => 1,
25015 
                    'period' => 1,
25016 
                    'port_id' => 1,
25017 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register23/en',
25018 
                    'type' => 'Bool',
25019 
                  },
25020 
                  'direction' => 'out',
25021 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25022 
                  'width' => 1,
25023 
                },
25024 
                'to_register24_ce' => {
25025 
                  'attributes' => {
25026 
                    'domain' => '',
25027 
                    'group' => 1,
25028 
                    'isCe' => 1,
25029 
                    'is_floating_block' => 1,
25030 
                    'period' => 1,
25031 
                    'type' => 'logic',
25032 
                  },
25033 
                  'direction' => 'out',
25034 
                  'hdlType' => 'std_logic',
25035 
                  'width' => 1,
25036 
                },
25037 
                'to_register24_clk' => {
25038 
                  'attributes' => {
25039 
                    'domain' => '',
25040 
                    'group' => 1,
25041 
                    'isClk' => 1,
25042 
                    'is_floating_block' => 1,
25043 
                    'period' => 1,
25044 
                    'type' => 'logic',
25045 
                  },
25046 
                  'direction' => 'out',
25047 
                  'hdlType' => 'std_logic',
25048 
                  'width' => 1,
25049 
                },
25050 
                'to_register24_clr' => {
25051 
                  'attributes' => {
25052 
                    'domain' => '',
25053 
                    'group' => 1,
25054 
                    'isClr' => 1,
25055 
                    'is_floating_block' => 1,
25056 
                    'period' => 1,
25057 
                    'type' => 'logic',
25058 
                    'valid_bit_used' => 0,
25059 
                  },
25060 
                  'direction' => 'out',
25061 
                  'hdlType' => 'std_logic',
25062 
                  'width' => 1,
25063 
                },
25064 
                'to_register24_data_in' => {
25065 
                  'attributes' => {
25066 
                    'bin_pt' => 0,
25067 
                    'is_floating_block' => 1,
25068 
                    'must_be_hdl_vector' => 1,
25069 
                    'period' => 1,
25070 
                    'port_id' => 0,
25071 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register24/data_in',
25072 
                    'type' => 'Bool',
25073 
                  },
25074 
                  'direction' => 'out',
25075 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25076 
                  'width' => 1,
25077 
                },
25078 
                'to_register24_dout' => {
25079 
                  'attributes' => {
25080 
                    'bin_pt' => 0,
25081 
                    'is_floating_block' => 1,
25082 
                    'must_be_hdl_vector' => 1,
25083 
                    'period' => 1,
25084 
                    'port_id' => 0,
25085 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register24/dout',
25086 
                    'type' => 'Bool',
25087 
                  },
25088 
                  'direction' => 'in',
25089 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25090 
                  'width' => 1,
25091 
                },
25092 
                'to_register24_en' => {
25093 
                  'attributes' => {
25094 
                    'bin_pt' => 0,
25095 
                    'is_floating_block' => 1,
25096 
                    'must_be_hdl_vector' => 1,
25097 
                    'period' => 1,
25098 
                    'port_id' => 1,
25099 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register24/en',
25100 
                    'type' => 'Bool',
25101 
                  },
25102 
                  'direction' => 'out',
25103 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25104 
                  'width' => 1,
25105 
                },
25106 
                'to_register25_ce' => {
25107 
                  'attributes' => {
25108 
                    'domain' => '',
25109 
                    'group' => 1,
25110 
                    'isCe' => 1,
25111 
                    'is_floating_block' => 1,
25112 
                    'period' => 1,
25113 
                    'type' => 'logic',
25114 
                  },
25115 
                  'direction' => 'out',
25116 
                  'hdlType' => 'std_logic',
25117 
                  'width' => 1,
25118 
                },
25119 
                'to_register25_clk' => {
25120 
                  'attributes' => {
25121 
                    'domain' => '',
25122 
                    'group' => 1,
25123 
                    'isClk' => 1,
25124 
                    'is_floating_block' => 1,
25125 
                    'period' => 1,
25126 
                    'type' => 'logic',
25127 
                  },
25128 
                  'direction' => 'out',
25129 
                  'hdlType' => 'std_logic',
25130 
                  'width' => 1,
25131 
                },
25132 
                'to_register25_clr' => {
25133 
                  'attributes' => {
25134 
                    'domain' => '',
25135 
                    'group' => 1,
25136 
                    'isClr' => 1,
25137 
                    'is_floating_block' => 1,
25138 
                    'period' => 1,
25139 
                    'type' => 'logic',
25140 
                    'valid_bit_used' => 0,
25141 
                  },
25142 
                  'direction' => 'out',
25143 
                  'hdlType' => 'std_logic',
25144 
                  'width' => 1,
25145 
                },
25146 
                'to_register25_data_in' => {
25147 
                  'attributes' => {
25148 
                    'bin_pt' => 0,
25149 
                    'is_floating_block' => 1,
25150 
                    'must_be_hdl_vector' => 1,
25151 
                    'period' => 1,
25152 
                    'port_id' => 0,
25153 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register25/data_in',
25154 
                    'type' => 'UFix_32_0',
25155 
                  },
25156 
                  'direction' => 'out',
25157 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25158 
                  'width' => 32,
25159 
                },
25160 
                'to_register25_dout' => {
25161 
                  'attributes' => {
25162 
                    'bin_pt' => 0,
25163 
                    'is_floating_block' => 1,
25164 
                    'must_be_hdl_vector' => 1,
25165 
                    'period' => 1,
25166 
                    'port_id' => 0,
25167 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register25/dout',
25168 
                    'type' => 'UFix_32_0',
25169 
                  },
25170 
                  'direction' => 'in',
25171 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25172 
                  'width' => 32,
25173 
                },
25174 
                'to_register25_en' => {
25175 
                  'attributes' => {
25176 
                    'bin_pt' => 0,
25177 
                    'is_floating_block' => 1,
25178 
                    'must_be_hdl_vector' => 1,
25179 
                    'period' => 1,
25180 
                    'port_id' => 1,
25181 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register25/en',
25182 
                    'type' => 'Bool',
25183 
                  },
25184 
                  'direction' => 'out',
25185 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25186 
                  'width' => 1,
25187 
                },
25188 
                'to_register26_ce' => {
25189 
                  'attributes' => {
25190 
                    'domain' => '',
25191 
                    'group' => 1,
25192 
                    'isCe' => 1,
25193 
                    'is_floating_block' => 1,
25194 
                    'period' => 1,
25195 
                    'type' => 'logic',
25196 
                  },
25197 
                  'direction' => 'out',
25198 
                  'hdlType' => 'std_logic',
25199 
                  'width' => 1,
25200 
                },
25201 
                'to_register26_clk' => {
25202 
                  'attributes' => {
25203 
                    'domain' => '',
25204 
                    'group' => 1,
25205 
                    'isClk' => 1,
25206 
                    'is_floating_block' => 1,
25207 
                    'period' => 1,
25208 
                    'type' => 'logic',
25209 
                  },
25210 
                  'direction' => 'out',
25211 
                  'hdlType' => 'std_logic',
25212 
                  'width' => 1,
25213 
                },
25214 
                'to_register26_clr' => {
25215 
                  'attributes' => {
25216 
                    'domain' => '',
25217 
                    'group' => 1,
25218 
                    'isClr' => 1,
25219 
                    'is_floating_block' => 1,
25220 
                    'period' => 1,
25221 
                    'type' => 'logic',
25222 
                    'valid_bit_used' => 0,
25223 
                  },
25224 
                  'direction' => 'out',
25225 
                  'hdlType' => 'std_logic',
25226 
                  'width' => 1,
25227 
                },
25228 
                'to_register26_data_in' => {
25229 
                  'attributes' => {
25230 
                    'bin_pt' => 0,
25231 
                    'is_floating_block' => 1,
25232 
                    'must_be_hdl_vector' => 1,
25233 
                    'period' => 1,
25234 
                    'port_id' => 0,
25235 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register26/data_in',
25236 
                    'type' => 'Bool',
25237 
                  },
25238 
                  'direction' => 'out',
25239 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25240 
                  'width' => 1,
25241 
                },
25242 
                'to_register26_dout' => {
25243 
                  'attributes' => {
25244 
                    'bin_pt' => 0,
25245 
                    'is_floating_block' => 1,
25246 
                    'must_be_hdl_vector' => 1,
25247 
                    'period' => 1,
25248 
                    'port_id' => 0,
25249 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register26/dout',
25250 
                    'type' => 'Bool',
25251 
                  },
25252 
                  'direction' => 'in',
25253 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25254 
                  'width' => 1,
25255 
                },
25256 
                'to_register26_en' => {
25257 
                  'attributes' => {
25258 
                    'bin_pt' => 0,
25259 
                    'is_floating_block' => 1,
25260 
                    'must_be_hdl_vector' => 1,
25261 
                    'period' => 1,
25262 
                    'port_id' => 1,
25263 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register26/en',
25264 
                    'type' => 'Bool',
25265 
                  },
25266 
                  'direction' => 'out',
25267 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25268 
                  'width' => 1,
25269 
                },
25270 
                'to_register27_ce' => {
25271 
                  'attributes' => {
25272 
                    'domain' => '',
25273 
                    'group' => 1,
25274 
                    'isCe' => 1,
25275 
                    'is_floating_block' => 1,
25276 
                    'period' => 1,
25277 
                    'type' => 'logic',
25278 
                  },
25279 
                  'direction' => 'out',
25280 
                  'hdlType' => 'std_logic',
25281 
                  'width' => 1,
25282 
                },
25283 
                'to_register27_clk' => {
25284 
                  'attributes' => {
25285 
                    'domain' => '',
25286 
                    'group' => 1,
25287 
                    'isClk' => 1,
25288 
                    'is_floating_block' => 1,
25289 
                    'period' => 1,
25290 
                    'type' => 'logic',
25291 
                  },
25292 
                  'direction' => 'out',
25293 
                  'hdlType' => 'std_logic',
25294 
                  'width' => 1,
25295 
                },
25296 
                'to_register27_clr' => {
25297 
                  'attributes' => {
25298 
                    'domain' => '',
25299 
                    'group' => 1,
25300 
                    'isClr' => 1,
25301 
                    'is_floating_block' => 1,
25302 
                    'period' => 1,
25303 
                    'type' => 'logic',
25304 
                    'valid_bit_used' => 0,
25305 
                  },
25306 
                  'direction' => 'out',
25307 
                  'hdlType' => 'std_logic',
25308 
                  'width' => 1,
25309 
                },
25310 
                'to_register27_data_in' => {
25311 
                  'attributes' => {
25312 
                    'bin_pt' => 0,
25313 
                    'is_floating_block' => 1,
25314 
                    'must_be_hdl_vector' => 1,
25315 
                    'period' => 1,
25316 
                    'port_id' => 0,
25317 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register27/data_in',
25318 
                    'type' => 'UFix_32_0',
25319 
                  },
25320 
                  'direction' => 'out',
25321 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25322 
                  'width' => 32,
25323 
                },
25324 
                'to_register27_dout' => {
25325 
                  'attributes' => {
25326 
                    'bin_pt' => 0,
25327 
                    'is_floating_block' => 1,
25328 
                    'must_be_hdl_vector' => 1,
25329 
                    'period' => 1,
25330 
                    'port_id' => 0,
25331 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register27/dout',
25332 
                    'type' => 'UFix_32_0',
25333 
                  },
25334 
                  'direction' => 'in',
25335 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25336 
                  'width' => 32,
25337 
                },
25338 
                'to_register27_en' => {
25339 
                  'attributes' => {
25340 
                    'bin_pt' => 0,
25341 
                    'is_floating_block' => 1,
25342 
                    'must_be_hdl_vector' => 1,
25343 
                    'period' => 1,
25344 
                    'port_id' => 1,
25345 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register27/en',
25346 
                    'type' => 'Bool',
25347 
                  },
25348 
                  'direction' => 'out',
25349 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25350 
                  'width' => 1,
25351 
                },
25352 
                'to_register2_ce' => {
25353 
                  'attributes' => {
25354 
                    'domain' => '',
25355 
                    'group' => 1,
25356 
                    'isCe' => 1,
25357 
                    'is_floating_block' => 1,
25358 
                    'period' => 1,
25359 
                    'type' => 'logic',
25360 
                  },
25361 
                  'direction' => 'out',
25362 
                  'hdlType' => 'std_logic',
25363 
                  'width' => 1,
25364 
                },
25365 
                'to_register2_clk' => {
25366 
                  'attributes' => {
25367 
                    'domain' => '',
25368 
                    'group' => 1,
25369 
                    'isClk' => 1,
25370 
                    'is_floating_block' => 1,
25371 
                    'period' => 1,
25372 
                    'type' => 'logic',
25373 
                  },
25374 
                  'direction' => 'out',
25375 
                  'hdlType' => 'std_logic',
25376 
                  'width' => 1,
25377 
                },
25378 
                'to_register2_clr' => {
25379 
                  'attributes' => {
25380 
                    'domain' => '',
25381 
                    'group' => 1,
25382 
                    'isClr' => 1,
25383 
                    'is_floating_block' => 1,
25384 
                    'period' => 1,
25385 
                    'type' => 'logic',
25386 
                    'valid_bit_used' => 0,
25387 
                  },
25388 
                  'direction' => 'out',
25389 
                  'hdlType' => 'std_logic',
25390 
                  'width' => 1,
25391 
                },
25392 
                'to_register2_data_in' => {
25393 
                  'attributes' => {
25394 
                    'bin_pt' => 0,
25395 
                    'is_floating_block' => 1,
25396 
                    'must_be_hdl_vector' => 1,
25397 
                    'period' => 1,
25398 
                    'port_id' => 0,
25399 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register2/data_in',
25400 
                    'type' => 'UFix_32_0',
25401 
                  },
25402 
                  'direction' => 'out',
25403 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25404 
                  'width' => 32,
25405 
                },
25406 
                'to_register2_dout' => {
25407 
                  'attributes' => {
25408 
                    'bin_pt' => 0,
25409 
                    'is_floating_block' => 1,
25410 
                    'must_be_hdl_vector' => 1,
25411 
                    'period' => 1,
25412 
                    'port_id' => 0,
25413 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register2/dout',
25414 
                    'type' => 'UFix_32_0',
25415 
                  },
25416 
                  'direction' => 'in',
25417 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25418 
                  'width' => 32,
25419 
                },
25420 
                'to_register2_en' => {
25421 
                  'attributes' => {
25422 
                    'bin_pt' => 0,
25423 
                    'is_floating_block' => 1,
25424 
                    'must_be_hdl_vector' => 1,
25425 
                    'period' => 1,
25426 
                    'port_id' => 1,
25427 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register2/en',
25428 
                    'type' => 'Bool',
25429 
                  },
25430 
                  'direction' => 'out',
25431 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25432 
                  'width' => 1,
25433 
                },
25434 
                'to_register3_ce' => {
25435 
                  'attributes' => {
25436 
                    'domain' => '',
25437 
                    'group' => 1,
25438 
                    'isCe' => 1,
25439 
                    'is_floating_block' => 1,
25440 
                    'period' => 1,
25441 
                    'type' => 'logic',
25442 
                  },
25443 
                  'direction' => 'out',
25444 
                  'hdlType' => 'std_logic',
25445 
                  'width' => 1,
25446 
                },
25447 
                'to_register3_clk' => {
25448 
                  'attributes' => {
25449 
                    'domain' => '',
25450 
                    'group' => 1,
25451 
                    'isClk' => 1,
25452 
                    'is_floating_block' => 1,
25453 
                    'period' => 1,
25454 
                    'type' => 'logic',
25455 
                  },
25456 
                  'direction' => 'out',
25457 
                  'hdlType' => 'std_logic',
25458 
                  'width' => 1,
25459 
                },
25460 
                'to_register3_clr' => {
25461 
                  'attributes' => {
25462 
                    'domain' => '',
25463 
                    'group' => 1,
25464 
                    'isClr' => 1,
25465 
                    'is_floating_block' => 1,
25466 
                    'period' => 1,
25467 
                    'type' => 'logic',
25468 
                    'valid_bit_used' => 0,
25469 
                  },
25470 
                  'direction' => 'out',
25471 
                  'hdlType' => 'std_logic',
25472 
                  'width' => 1,
25473 
                },
25474 
                'to_register3_data_in' => {
25475 
                  'attributes' => {
25476 
                    'bin_pt' => 0,
25477 
                    'is_floating_block' => 1,
25478 
                    'must_be_hdl_vector' => 1,
25479 
                    'period' => 1,
25480 
                    'port_id' => 0,
25481 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register3/data_in',
25482 
                    'type' => 'UFix_32_0',
25483 
                  },
25484 
                  'direction' => 'out',
25485 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25486 
                  'width' => 32,
25487 
                },
25488 
                'to_register3_dout' => {
25489 
                  'attributes' => {
25490 
                    'bin_pt' => 0,
25491 
                    'is_floating_block' => 1,
25492 
                    'must_be_hdl_vector' => 1,
25493 
                    'period' => 1,
25494 
                    'port_id' => 0,
25495 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register3/dout',
25496 
                    'type' => 'UFix_32_0',
25497 
                  },
25498 
                  'direction' => 'in',
25499 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25500 
                  'width' => 32,
25501 
                },
25502 
                'to_register3_en' => {
25503 
                  'attributes' => {
25504 
                    'bin_pt' => 0,
25505 
                    'is_floating_block' => 1,
25506 
                    'must_be_hdl_vector' => 1,
25507 
                    'period' => 1,
25508 
                    'port_id' => 1,
25509 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register3/en',
25510 
                    'type' => 'Bool',
25511 
                  },
25512 
                  'direction' => 'out',
25513 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25514 
                  'width' => 1,
25515 
                },
25516 
                'to_register4_ce' => {
25517 
                  'attributes' => {
25518 
                    'domain' => '',
25519 
                    'group' => 1,
25520 
                    'isCe' => 1,
25521 
                    'is_floating_block' => 1,
25522 
                    'period' => 1,
25523 
                    'type' => 'logic',
25524 
                  },
25525 
                  'direction' => 'out',
25526 
                  'hdlType' => 'std_logic',
25527 
                  'width' => 1,
25528 
                },
25529 
                'to_register4_clk' => {
25530 
                  'attributes' => {
25531 
                    'domain' => '',
25532 
                    'group' => 1,
25533 
                    'isClk' => 1,
25534 
                    'is_floating_block' => 1,
25535 
                    'period' => 1,
25536 
                    'type' => 'logic',
25537 
                  },
25538 
                  'direction' => 'out',
25539 
                  'hdlType' => 'std_logic',
25540 
                  'width' => 1,
25541 
                },
25542 
                'to_register4_clr' => {
25543 
                  'attributes' => {
25544 
                    'domain' => '',
25545 
                    'group' => 1,
25546 
                    'isClr' => 1,
25547 
                    'is_floating_block' => 1,
25548 
                    'period' => 1,
25549 
                    'type' => 'logic',
25550 
                    'valid_bit_used' => 0,
25551 
                  },
25552 
                  'direction' => 'out',
25553 
                  'hdlType' => 'std_logic',
25554 
                  'width' => 1,
25555 
                },
25556 
                'to_register4_data_in' => {
25557 
                  'attributes' => {
25558 
                    'bin_pt' => 0,
25559 
                    'is_floating_block' => 1,
25560 
                    'must_be_hdl_vector' => 1,
25561 
                    'period' => 1,
25562 
                    'port_id' => 0,
25563 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register4/data_in',
25564 
                    'type' => 'Bool',
25565 
                  },
25566 
                  'direction' => 'out',
25567 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25568 
                  'width' => 1,
25569 
                },
25570 
                'to_register4_dout' => {
25571 
                  'attributes' => {
25572 
                    'bin_pt' => 0,
25573 
                    'is_floating_block' => 1,
25574 
                    'must_be_hdl_vector' => 1,
25575 
                    'period' => 1,
25576 
                    'port_id' => 0,
25577 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register4/dout',
25578 
                    'type' => 'Bool',
25579 
                  },
25580 
                  'direction' => 'in',
25581 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25582 
                  'width' => 1,
25583 
                },
25584 
                'to_register4_en' => {
25585 
                  'attributes' => {
25586 
                    'bin_pt' => 0,
25587 
                    'is_floating_block' => 1,
25588 
                    'must_be_hdl_vector' => 1,
25589 
                    'period' => 1,
25590 
                    'port_id' => 1,
25591 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register4/en',
25592 
                    'type' => 'Bool',
25593 
                  },
25594 
                  'direction' => 'out',
25595 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25596 
                  'width' => 1,
25597 
                },
25598 
                'to_register5_ce' => {
25599 
                  'attributes' => {
25600 
                    'domain' => '',
25601 
                    'group' => 1,
25602 
                    'isCe' => 1,
25603 
                    'is_floating_block' => 1,
25604 
                    'period' => 1,
25605 
                    'type' => 'logic',
25606 
                  },
25607 
                  'direction' => 'out',
25608 
                  'hdlType' => 'std_logic',
25609 
                  'width' => 1,
25610 
                },
25611 
                'to_register5_clk' => {
25612 
                  'attributes' => {
25613 
                    'domain' => '',
25614 
                    'group' => 1,
25615 
                    'isClk' => 1,
25616 
                    'is_floating_block' => 1,
25617 
                    'period' => 1,
25618 
                    'type' => 'logic',
25619 
                  },
25620 
                  'direction' => 'out',
25621 
                  'hdlType' => 'std_logic',
25622 
                  'width' => 1,
25623 
                },
25624 
                'to_register5_clr' => {
25625 
                  'attributes' => {
25626 
                    'domain' => '',
25627 
                    'group' => 1,
25628 
                    'isClr' => 1,
25629 
                    'is_floating_block' => 1,
25630 
                    'period' => 1,
25631 
                    'type' => 'logic',
25632 
                    'valid_bit_used' => 0,
25633 
                  },
25634 
                  'direction' => 'out',
25635 
                  'hdlType' => 'std_logic',
25636 
                  'width' => 1,
25637 
                },
25638 
                'to_register5_data_in' => {
25639 
                  'attributes' => {
25640 
                    'bin_pt' => 0,
25641 
                    'is_floating_block' => 1,
25642 
                    'must_be_hdl_vector' => 1,
25643 
                    'period' => 1,
25644 
                    'port_id' => 0,
25645 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register5/data_in',
25646 
                    'type' => 'Bool',
25647 
                  },
25648 
                  'direction' => 'out',
25649 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25650 
                  'width' => 1,
25651 
                },
25652 
                'to_register5_dout' => {
25653 
                  'attributes' => {
25654 
                    'bin_pt' => 0,
25655 
                    'is_floating_block' => 1,
25656 
                    'must_be_hdl_vector' => 1,
25657 
                    'period' => 1,
25658 
                    'port_id' => 0,
25659 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register5/dout',
25660 
                    'type' => 'Bool',
25661 
                  },
25662 
                  'direction' => 'in',
25663 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25664 
                  'width' => 1,
25665 
                },
25666 
                'to_register5_en' => {
25667 
                  'attributes' => {
25668 
                    'bin_pt' => 0,
25669 
                    'is_floating_block' => 1,
25670 
                    'must_be_hdl_vector' => 1,
25671 
                    'period' => 1,
25672 
                    'port_id' => 1,
25673 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register5/en',
25674 
                    'type' => 'Bool',
25675 
                  },
25676 
                  'direction' => 'out',
25677 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25678 
                  'width' => 1,
25679 
                },
25680 
                'to_register6_ce' => {
25681 
                  'attributes' => {
25682 
                    'domain' => '',
25683 
                    'group' => 1,
25684 
                    'isCe' => 1,
25685 
                    'is_floating_block' => 1,
25686 
                    'period' => 1,
25687 
                    'type' => 'logic',
25688 
                  },
25689 
                  'direction' => 'out',
25690 
                  'hdlType' => 'std_logic',
25691 
                  'width' => 1,
25692 
                },
25693 
                'to_register6_clk' => {
25694 
                  'attributes' => {
25695 
                    'domain' => '',
25696 
                    'group' => 1,
25697 
                    'isClk' => 1,
25698 
                    'is_floating_block' => 1,
25699 
                    'period' => 1,
25700 
                    'type' => 'logic',
25701 
                  },
25702 
                  'direction' => 'out',
25703 
                  'hdlType' => 'std_logic',
25704 
                  'width' => 1,
25705 
                },
25706 
                'to_register6_clr' => {
25707 
                  'attributes' => {
25708 
                    'domain' => '',
25709 
                    'group' => 1,
25710 
                    'isClr' => 1,
25711 
                    'is_floating_block' => 1,
25712 
                    'period' => 1,
25713 
                    'type' => 'logic',
25714 
                    'valid_bit_used' => 0,
25715 
                  },
25716 
                  'direction' => 'out',
25717 
                  'hdlType' => 'std_logic',
25718 
                  'width' => 1,
25719 
                },
25720 
                'to_register6_data_in' => {
25721 
                  'attributes' => {
25722 
                    'bin_pt' => 0,
25723 
                    'is_floating_block' => 1,
25724 
                    'must_be_hdl_vector' => 1,
25725 
                    'period' => 1,
25726 
                    'port_id' => 0,
25727 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register6/data_in',
25728 
                    'type' => 'UFix_32_0',
25729 
                  },
25730 
                  'direction' => 'out',
25731 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25732 
                  'width' => 32,
25733 
                },
25734 
                'to_register6_dout' => {
25735 
                  'attributes' => {
25736 
                    'bin_pt' => 0,
25737 
                    'is_floating_block' => 1,
25738 
                    'must_be_hdl_vector' => 1,
25739 
                    'period' => 1,
25740 
                    'port_id' => 0,
25741 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register6/dout',
25742 
                    'type' => 'UFix_32_0',
25743 
                  },
25744 
                  'direction' => 'in',
25745 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25746 
                  'width' => 32,
25747 
                },
25748 
                'to_register6_en' => {
25749 
                  'attributes' => {
25750 
                    'bin_pt' => 0,
25751 
                    'is_floating_block' => 1,
25752 
                    'must_be_hdl_vector' => 1,
25753 
                    'period' => 1,
25754 
                    'port_id' => 1,
25755 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register6/en',
25756 
                    'type' => 'Bool',
25757 
                  },
25758 
                  'direction' => 'out',
25759 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25760 
                  'width' => 1,
25761 
                },
25762 
                'to_register7_ce' => {
25763 
                  'attributes' => {
25764 
                    'domain' => '',
25765 
                    'group' => 1,
25766 
                    'isCe' => 1,
25767 
                    'is_floating_block' => 1,
25768 
                    'period' => 1,
25769 
                    'type' => 'logic',
25770 
                  },
25771 
                  'direction' => 'out',
25772 
                  'hdlType' => 'std_logic',
25773 
                  'width' => 1,
25774 
                },
25775 
                'to_register7_clk' => {
25776 
                  'attributes' => {
25777 
                    'domain' => '',
25778 
                    'group' => 1,
25779 
                    'isClk' => 1,
25780 
                    'is_floating_block' => 1,
25781 
                    'period' => 1,
25782 
                    'type' => 'logic',
25783 
                  },
25784 
                  'direction' => 'out',
25785 
                  'hdlType' => 'std_logic',
25786 
                  'width' => 1,
25787 
                },
25788 
                'to_register7_clr' => {
25789 
                  'attributes' => {
25790 
                    'domain' => '',
25791 
                    'group' => 1,
25792 
                    'isClr' => 1,
25793 
                    'is_floating_block' => 1,
25794 
                    'period' => 1,
25795 
                    'type' => 'logic',
25796 
                    'valid_bit_used' => 0,
25797 
                  },
25798 
                  'direction' => 'out',
25799 
                  'hdlType' => 'std_logic',
25800 
                  'width' => 1,
25801 
                },
25802 
                'to_register7_data_in' => {
25803 
                  'attributes' => {
25804 
                    'bin_pt' => 0,
25805 
                    'is_floating_block' => 1,
25806 
                    'must_be_hdl_vector' => 1,
25807 
                    'period' => 1,
25808 
                    'port_id' => 0,
25809 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register7/data_in',
25810 
                    'type' => 'Bool',
25811 
                  },
25812 
                  'direction' => 'out',
25813 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25814 
                  'width' => 1,
25815 
                },
25816 
                'to_register7_dout' => {
25817 
                  'attributes' => {
25818 
                    'bin_pt' => 0,
25819 
                    'is_floating_block' => 1,
25820 
                    'must_be_hdl_vector' => 1,
25821 
                    'period' => 1,
25822 
                    'port_id' => 0,
25823 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register7/dout',
25824 
                    'type' => 'Bool',
25825 
                  },
25826 
                  'direction' => 'in',
25827 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25828 
                  'width' => 1,
25829 
                },
25830 
                'to_register7_en' => {
25831 
                  'attributes' => {
25832 
                    'bin_pt' => 0,
25833 
                    'is_floating_block' => 1,
25834 
                    'must_be_hdl_vector' => 1,
25835 
                    'period' => 1,
25836 
                    'port_id' => 1,
25837 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register7/en',
25838 
                    'type' => 'Bool',
25839 
                  },
25840 
                  'direction' => 'out',
25841 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25842 
                  'width' => 1,
25843 
                },
25844 
                'to_register8_ce' => {
25845 
                  'attributes' => {
25846 
                    'domain' => '',
25847 
                    'group' => 1,
25848 
                    'isCe' => 1,
25849 
                    'is_floating_block' => 1,
25850 
                    'period' => 1,
25851 
                    'type' => 'logic',
25852 
                  },
25853 
                  'direction' => 'out',
25854 
                  'hdlType' => 'std_logic',
25855 
                  'width' => 1,
25856 
                },
25857 
                'to_register8_clk' => {
25858 
                  'attributes' => {
25859 
                    'domain' => '',
25860 
                    'group' => 1,
25861 
                    'isClk' => 1,
25862 
                    'is_floating_block' => 1,
25863 
                    'period' => 1,
25864 
                    'type' => 'logic',
25865 
                  },
25866 
                  'direction' => 'out',
25867 
                  'hdlType' => 'std_logic',
25868 
                  'width' => 1,
25869 
                },
25870 
                'to_register8_clr' => {
25871 
                  'attributes' => {
25872 
                    'domain' => '',
25873 
                    'group' => 1,
25874 
                    'isClr' => 1,
25875 
                    'is_floating_block' => 1,
25876 
                    'period' => 1,
25877 
                    'type' => 'logic',
25878 
                    'valid_bit_used' => 0,
25879 
                  },
25880 
                  'direction' => 'out',
25881 
                  'hdlType' => 'std_logic',
25882 
                  'width' => 1,
25883 
                },
25884 
                'to_register8_data_in' => {
25885 
                  'attributes' => {
25886 
                    'bin_pt' => 0,
25887 
                    'is_floating_block' => 1,
25888 
                    'must_be_hdl_vector' => 1,
25889 
                    'period' => 1,
25890 
                    'port_id' => 0,
25891 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register8/data_in',
25892 
                    'type' => 'UFix_32_0',
25893 
                  },
25894 
                  'direction' => 'out',
25895 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25896 
                  'width' => 32,
25897 
                },
25898 
                'to_register8_dout' => {
25899 
                  'attributes' => {
25900 
                    'bin_pt' => 0,
25901 
                    'is_floating_block' => 1,
25902 
                    'must_be_hdl_vector' => 1,
25903 
                    'period' => 1,
25904 
                    'port_id' => 0,
25905 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register8/dout',
25906 
                    'type' => 'UFix_32_0',
25907 
                  },
25908 
                  'direction' => 'in',
25909 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25910 
                  'width' => 32,
25911 
                },
25912 
                'to_register8_en' => {
25913 
                  'attributes' => {
25914 
                    'bin_pt' => 0,
25915 
                    'is_floating_block' => 1,
25916 
                    'must_be_hdl_vector' => 1,
25917 
                    'period' => 1,
25918 
                    'port_id' => 1,
25919 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register8/en',
25920 
                    'type' => 'Bool',
25921 
                  },
25922 
                  'direction' => 'out',
25923 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25924 
                  'width' => 1,
25925 
                },
25926 
                'to_register9_ce' => {
25927 
                  'attributes' => {
25928 
                    'domain' => '',
25929 
                    'group' => 1,
25930 
                    'isCe' => 1,
25931 
                    'is_floating_block' => 1,
25932 
                    'period' => 1,
25933 
                    'type' => 'logic',
25934 
                  },
25935 
                  'direction' => 'out',
25936 
                  'hdlType' => 'std_logic',
25937 
                  'width' => 1,
25938 
                },
25939 
                'to_register9_clk' => {
25940 
                  'attributes' => {
25941 
                    'domain' => '',
25942 
                    'group' => 1,
25943 
                    'isClk' => 1,
25944 
                    'is_floating_block' => 1,
25945 
                    'period' => 1,
25946 
                    'type' => 'logic',
25947 
                  },
25948 
                  'direction' => 'out',
25949 
                  'hdlType' => 'std_logic',
25950 
                  'width' => 1,
25951 
                },
25952 
                'to_register9_clr' => {
25953 
                  'attributes' => {
25954 
                    'domain' => '',
25955 
                    'group' => 1,
25956 
                    'isClr' => 1,
25957 
                    'is_floating_block' => 1,
25958 
                    'period' => 1,
25959 
                    'type' => 'logic',
25960 
                    'valid_bit_used' => 0,
25961 
                  },
25962 
                  'direction' => 'out',
25963 
                  'hdlType' => 'std_logic',
25964 
                  'width' => 1,
25965 
                },
25966 
                'to_register9_data_in' => {
25967 
                  'attributes' => {
25968 
                    'bin_pt' => 0,
25969 
                    'is_floating_block' => 1,
25970 
                    'must_be_hdl_vector' => 1,
25971 
                    'period' => 1,
25972 
                    'port_id' => 0,
25973 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register9/data_in',
25974 
                    'type' => 'UFix_32_0',
25975 
                  },
25976 
                  'direction' => 'out',
25977 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25978 
                  'width' => 32,
25979 
                },
25980 
                'to_register9_dout' => {
25981 
                  'attributes' => {
25982 
                    'bin_pt' => 0,
25983 
                    'is_floating_block' => 1,
25984 
                    'must_be_hdl_vector' => 1,
25985 
                    'period' => 1,
25986 
                    'port_id' => 0,
25987 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register9/dout',
25988 
                    'type' => 'UFix_32_0',
25989 
                  },
25990 
                  'direction' => 'in',
25991 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25992 
                  'width' => 32,
25993 
                },
25994 
                'to_register9_en' => {
25995 
                  'attributes' => {
25996 
                    'bin_pt' => 0,
25997 
                    'is_floating_block' => 1,
25998 
                    'must_be_hdl_vector' => 1,
25999 
                    'period' => 1,
26000 
                    'port_id' => 1,
26001 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register9/en',
26002 
                    'type' => 'Bool',
26003 
                  },
26004 
                  'direction' => 'out',
26005 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
26006 
                  'width' => 1,
26007 
                },
26008 
                'to_register_ce' => {
26009 
                  'attributes' => {
26010 
                    'domain' => '',
26011 
                    'group' => 1,
26012 
                    'isCe' => 1,
26013 
                    'is_floating_block' => 1,
26014 
                    'period' => 1,
26015 
                    'type' => 'logic',
26016 
                  },
26017 
                  'direction' => 'out',
26018 
                  'hdlType' => 'std_logic',
26019 
                  'width' => 1,
26020 
                },
26021 
                'to_register_clk' => {
26022 
                  'attributes' => {
26023 
                    'domain' => '',
26024 
                    'group' => 1,
26025 
                    'isClk' => 1,
26026 
                    'is_floating_block' => 1,
26027 
                    'period' => 1,
26028 
                    'type' => 'logic',
26029 
                  },
26030 
                  'direction' => 'out',
26031 
                  'hdlType' => 'std_logic',
26032 
                  'width' => 1,
26033 
                },
26034 
                'to_register_clr' => {
26035 
                  'attributes' => {
26036 
                    'domain' => '',
26037 
                    'group' => 1,
26038 
                    'isClr' => 1,
26039 
                    'is_floating_block' => 1,
26040 
                    'period' => 1,
26041 
                    'type' => 'logic',
26042 
                    'valid_bit_used' => 0,
26043 
                  },
26044 
                  'direction' => 'out',
26045 
                  'hdlType' => 'std_logic',
26046 
                  'width' => 1,
26047 
                },
26048 
                'to_register_data_in' => {
26049 
                  'attributes' => {
26050 
                    'bin_pt' => 0,
26051 
                    'is_floating_block' => 1,
26052 
                    'must_be_hdl_vector' => 1,
26053 
                    'period' => 1,
26054 
                    'port_id' => 0,
26055 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register/data_in',
26056 
                    'type' => 'UFix_32_0',
26057 
                  },
26058 
                  'direction' => 'out',
26059 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
26060 
                  'width' => 32,
26061 
                },
26062 
                'to_register_dout' => {
26063 
                  'attributes' => {
26064 
                    'bin_pt' => 0,
26065 
                    'is_floating_block' => 1,
26066 
                    'must_be_hdl_vector' => 1,
26067 
                    'period' => 1,
26068 
                    'port_id' => 0,
26069 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register/dout',
26070 
                    'type' => 'UFix_32_0',
26071 
                  },
26072 
                  'direction' => 'in',
26073 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
26074 
                  'width' => 32,
26075 
                },
26076 
                'to_register_en' => {
26077 
                  'attributes' => {
26078 
                    'bin_pt' => 0,
26079 
                    'is_floating_block' => 1,
26080 
                    'must_be_hdl_vector' => 1,
26081 
                    'period' => 1,
26082 
                    'port_id' => 1,
26083 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register/en',
26084 
                    'type' => 'Bool',
26085 
                  },
26086 
                  'direction' => 'out',
26087 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
26088 
                  'width' => 1,
26089 
                },
26090 
                'user_int_1o' => {
26091 
                  'attributes' => {
26092 
                    'bin_pt' => 0,
26093 
                    'inputFile' => 'pcie_userlogic_00_user_logic_user_int_1o.dat',
26094 
                    'is_floating_block' => 1,
26095 
                    'is_gateway_port' => 1,
26096 
                    'must_be_hdl_vector' => 1,
26097 
                    'period' => 1,
26098 
                    'port_id' => 0,
26099 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_1o/user_int_1o',
26100 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_1o',
26101 
                    'timingConstraint' => 'none',
26102 
                    'type' => 'Bool',
26103 
                  },
26104 
                  'direction' => 'out',
26105 
                  'hdlType' => 'std_logic',
26106 
                  'width' => 1,
26107 
                },
26108 
                'user_int_2o' => {
26109 
                  'attributes' => {
26110 
                    'bin_pt' => 0,
26111 
                    'inputFile' => 'pcie_userlogic_00_user_logic_user_int_2o.dat',
26112 
                    'is_floating_block' => 1,
26113 
                    'is_gateway_port' => 1,
26114 
                    'must_be_hdl_vector' => 1,
26115 
                    'period' => 1,
26116 
                    'port_id' => 0,
26117 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_2o/user_int_2o',
26118 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_2o',
26119 
                    'timingConstraint' => 'none',
26120 
                    'type' => 'Bool',
26121 
                  },
26122 
                  'direction' => 'out',
26123 
                  'hdlType' => 'std_logic',
26124 
                  'width' => 1,
26125 
                },
26126 
                'user_int_3o' => {
26127 
                  'attributes' => {
26128 
                    'bin_pt' => 0,
26129 
                    'inputFile' => 'pcie_userlogic_00_user_logic_user_int_3o.dat',
26130 
                    'is_floating_block' => 1,
26131 
                    'is_gateway_port' => 1,
26132 
                    'must_be_hdl_vector' => 1,
26133 
                    'period' => 1,
26134 
                    'port_id' => 0,
26135 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_3o/user_int_3o',
26136 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_3o',
26137 
                    'timingConstraint' => 'none',
26138 
                    'type' => 'Bool',
26139 
                  },
26140 
                  'direction' => 'out',
26141 
                  'hdlType' => 'std_logic',
26142 
                  'width' => 1,
26143 
                },
26144 
              },
26145 
              'subblocks' => {
26146 
                'default_clock_driver_x0' => {
26147 
                  'connections' => {
26148 
                    'ce_1' => 'ce_1_sg_x0',
26149 
                    'clk_1' => 'clk_1_sg_x0',
26150 
                    'sysce' => [
26151 
                      'constant',
26152 
                      '\'1\'',
26153 
                    ],
26154 
                    'sysce_clr' => [
26155 
                      'constant',
26156 
                      '\'0\'',
26157 
                    ],
26158 
                    'sysclk' => 'clkNet',
26159 
                  },
26160 
                  'entity' => {
26161 
                    'attributes' => {
26162 
                      'domain' => 'default',
26163 
                      'hdlArchAttributes' => [
26164 
                        [
26165 
                          'syn_noprune',
26166 
                          'boolean',
26167 
                          'true',
26168 
                        ],
26169 
                        [
26170 
                          'optimize_primitives',
26171 
                          'boolean',
26172 
                          'false',
26173 
                        ],
26174 
                        [
26175 
                          'dont_touch',
26176 
                          'boolean',
26177 
                          'true',
26178 
                        ],
26179 
                      ],
26180 
                      'hdlEntityAttributes' => [
26181 
                      ],
26182 
                      'isClkDriver' => 1,
26183 
                    },
26184 
                    'entityName' => 'default_clock_driver',
26185 
                    'ports' => {
26186 
                      'ce_1' => {
26187 
                        'attributes' => {
26188 
                          'domain' => 'default',
26189 
                          'group' => 1,
26190 
                          'isCe' => 1,
26191 
                          'period' => 1,
26192 
                          'type' => 'logic',
26193 
                        },
26194 
                        'direction' => 'out',
26195 
                        'hdlType' => 'std_logic',
26196 
                        'width' => 1,
26197 
                      },
26198 
                      'clk_1' => {
26199 
                        'attributes' => {
26200 
                          'domain' => 'default',
26201 
                          'group' => 1,
26202 
                          'isClk' => 1,
26203 
                          'period' => 1,
26204 
                          'type' => 'logic',
26205 
                        },
26206 
                        'direction' => 'out',
26207 
                        'hdlType' => 'std_logic',
26208 
                        'width' => 1,
26209 
                      },
26210 
                      'sysce' => {
26211 
                        'attributes' => {
26212 
                          'group' => 6,
26213 
                          'isCe' => 1,
26214 
                          'period' => 1,
26215 
                        },
26216 
                        'direction' => 'in',
26217 
                        'hdlType' => 'std_logic',
26218 
                        'width' => 1,
26219 
                      },
26220 
                      'sysce_clr' => {
26221 
                        'attributes' => {
26222 
                          'group' => 6,
26223 
                          'isClr' => 1,
26224 
                          'period' => 1,
26225 
                        },
26226 
                        'direction' => 'in',
26227 
                        'hdlType' => 'std_logic',
26228 
                        'width' => 1,
26229 
                      },
26230 
                      'sysclk' => {
26231 
                        'attributes' => {
26232 
                          'group' => 6,
26233 
                          'isClk' => 1,
26234 
                          'period' => 1,
26235 
                        },
26236 
                        'direction' => 'in',
26237 
                        'hdlType' => 'std_logic',
26238 
                        'width' => 1,
26239 
                      },
26240 
                    },
26241 
                  },
26242 
                  'entityName' => 'default_clock_driver',
26243 
                },
26244 
                'persistentdff_inst' => {
26245 
                  'connections' => {
26246 
                    'clk' => 'clkNet',
26247 
                    'd' => 'persistentdff_inst_q',
26248 
                    'q' => 'persistentdff_inst_q',
26249 
                  },
26250 
                  'entity' => {
26251 
                    'attributes' => {
26252 
                      'entityAlreadyNetlisted' => 1,
26253 
                      'hdlCompAttributes' => [
26254 
                        [
26255 
                          'syn_black_box',
26256 
                          'boolean',
26257 
                          'true',
26258 
                        ],
26259 
                        [
26260 
                          'box_type',
26261 
                          'string',
26262 
                          '"black_box"',
26263 
                        ],
26264 
                      ],
26265 
                      'is_persistent_dff' => 1,
26266 
                      'needsComponentDeclaration' => 1,
26267 
                    },
26268 
                    'entityName' => 'xlpersistentdff',
26269 
                    'ports' => {
26270 
                      'clk' => {
26271 
                        'direction' => 'in',
26272 
                        'hdlType' => 'std_logic',
26273 
                        'width' => 1,
26274 
                      },
26275 
                      'd' => {
26276 
                        'direction' => 'in',
26277 
                        'hdlType' => 'std_logic',
26278 
                        'width' => 1,
26279 
                      },
26280 
                      'q' => {
26281 
                        'direction' => 'out',
26282 
                        'hdlType' => 'std_logic',
26283 
                        'width' => 1,
26284 
                      },
26285 
                    },
26286 
                  },
26287 
                  'entityName' => 'xlpersistentdff',
26288 
                },
26289 
                'user_logic_x0' => {
26290 
                  'connections' => {
26291 
                    'bram_rd_addr' => 'bram_rd_addr_net',
26292 
                    'bram_rd_dout' => 'bram_rd_dout_net',
26293 
                    'bram_wr_addr' => 'bram_wr_addr_net',
26294 
                    'bram_wr_din' => 'bram_wr_din_net',
26295 
                    'bram_wr_en' => 'bram_wr_en_net',
26296 
                    'ce_1' => 'ce_1_sg_x0',
26297 
                    'clk_1' => 'clk_1_sg_x0',
26298 
                    'data_in' => 'data_in_net',
26299 
                    'data_in_x0' => 'data_in_x0_net',
26300 
                    'data_in_x1' => 'data_in_x1_net',
26301 
                    'data_in_x10' => 'data_in_x10_net',
26302 
                    'data_in_x11' => 'data_in_x11_net',
26303 
                    'data_in_x12' => 'data_in_x12_net',
26304 
                    'data_in_x13' => 'data_in_x13_net',
26305 
                    'data_in_x14' => 'data_in_x14_net',
26306 
                    'data_in_x15' => 'data_in_x15_net',
26307 
                    'data_in_x16' => 'data_in_x16_net',
26308 
                    'data_in_x17' => 'data_in_x17_net',
26309 
                    'data_in_x18' => 'data_in_x18_net',
26310 
                    'data_in_x19' => 'data_in_x19_net',
26311 
                    'data_in_x2' => 'data_in_x2_net',
26312 
                    'data_in_x20' => 'data_in_x20_net',
26313 
                    'data_in_x21' => 'data_in_x21_net',
26314 
                    'data_in_x22' => 'data_in_x22_net',
26315 
                    'data_in_x23' => 'data_in_x23_net',
26316 
                    'data_in_x24' => 'data_in_x24_net',
26317 
                    'data_in_x25' => 'data_in_x25_net',
26318 
                    'data_in_x26' => 'data_in_x26_net',
26319 
                    'data_in_x3' => 'data_in_x3_net',
26320 
                    'data_in_x4' => 'data_in_x4_net',
26321 
                    'data_in_x5' => 'data_in_x5_net',
26322 
                    'data_in_x6' => 'data_in_x6_net',
26323 
                    'data_in_x7' => 'data_in_x7_net',
26324 
                    'data_in_x8' => 'data_in_x8_net',
26325 
                    'data_in_x9' => 'data_in_x9_net',
26326 
                    'data_out_x1' => 'data_out_x1_net',
26327 
                    'data_out_x12' => 'data_out_x12_net',
26328 
                    'data_out_x13' => 'data_out_x13_net',
26329 
                    'data_out_x14' => 'data_out_x14_net',
26330 
                    'data_out_x15' => 'data_out_x15_net',
26331 
                    'data_out_x16' => 'data_out_x16_net',
26332 
                    'data_out_x17' => 'data_out_x17_net',
26333 
                    'data_out_x18' => 'data_out_x18_net',
26334 
                    'data_out_x19' => 'data_out_x19_net',
26335 
                    'data_out_x2' => 'data_out_x2_net',
26336 
                    'data_out_x20' => 'data_out_x20_net',
26337 
                    'data_out_x21' => 'data_out_x21_net',
26338 
                    'data_out_x22' => 'data_out_x22_net',
26339 
                    'data_out_x23' => 'data_out_x23_net',
26340 
                    'data_out_x24' => 'data_out_x24_net',
26341 
                    'data_out_x25' => 'data_out_x25_net',
26342 
                    'data_out_x26' => 'data_out_x26_net',
26343 
                    'data_out_x27' => 'data_out_x27_net',
26344 
                    'data_out_x28' => 'data_out_x28_net',
26345 
                    'data_out_x29' => 'data_out_x29_net',
26346 
                    'data_out_x3' => 'data_out_x3_net',
26347 
                    'data_out_x30' => 'data_out_x30_net',
26348 
                    'data_out_x31' => 'data_out_x31_net',
26349 
                    'data_out_x32' => 'data_out_x32_net',
26350 
                    'data_out_x4' => 'data_out_x4_net',
26351 
                    'data_out_x5' => 'data_out_x5_net',
26352 
                    'data_out_x8' => 'data_out_x8_net',
26353 
                    'data_out_x9' => 'data_out_x9_net',
26354 
                    'en' => 'constant6_op_net_x0',
26355 
                    'en_x0' => 'constant6_op_net_x1',
26356 
                    'en_x1' => 'constant6_op_net_x2',
26357 
                    'en_x10' => 'constant6_op_net_x11',
26358 
                    'en_x11' => 'constant6_op_net_x12',
26359 
                    'en_x12' => 'constant6_op_net_x13',
26360 
                    'en_x13' => 'constant6_op_net_x14',
26361 
                    'en_x14' => 'constant6_op_net_x15',
26362 
                    'en_x15' => 'constant6_op_net_x16',
26363 
                    'en_x16' => 'constant6_op_net_x17',
26364 
                    'en_x17' => 'constant6_op_net_x18',
26365 
                    'en_x18' => 'constant6_op_net_x19',
26366 
                    'en_x19' => 'constant6_op_net_x20',
26367 
                    'en_x2' => 'constant6_op_net_x3',
26368 
                    'en_x20' => 'constant6_op_net_x21',
26369 
                    'en_x21' => 'constant6_op_net_x22',
26370 
                    'en_x22' => 'constant6_op_net_x23',
26371 
                    'en_x23' => 'constant6_op_net_x24',
26372 
                    'en_x24' => 'constant6_op_net_x25',
26373 
                    'en_x25' => 'constant6_op_net_x26',
26374 
                    'en_x26' => 'constant6_op_net_x27',
26375 
                    'en_x3' => 'constant6_op_net_x4',
26376 
                    'en_x4' => 'constant6_op_net_x5',
26377 
                    'en_x5' => 'constant6_op_net_x6',
26378 
                    'en_x6' => 'constant6_op_net_x7',
26379 
                    'en_x7' => 'constant6_op_net_x8',
26380 
                    'en_x8' => 'constant6_op_net_x9',
26381 
                    'en_x9' => 'constant6_op_net_x10',
26382 
                    'fifo_rd_count_x0' => 'fifo_rd_count_net',
26383 
                    'fifo_rd_dout' => 'fifo_rd_dout_net',
26384 
                    'fifo_rd_empty' => 'fifo_rd_empty_net',
26385 
                    'fifo_rd_en_x1' => 'fifo_rd_en_net',
26386 
                    'fifo_rd_pempty_x0' => 'fifo_rd_pempty_net',
26387 
                    'fifo_rd_valid' => 'fifo_rd_valid_net',
26388 
                    'fifo_wr_count_x0' => 'fifo_wr_count_net',
26389 
                    'fifo_wr_din' => 'fifo_wr_din_net',
26390 
                    'fifo_wr_en_x0' => 'fifo_wr_en_net',
26391 
                    'fifo_wr_full_x0' => 'fifo_wr_full_net',
26392 
                    'fifo_wr_pfull_x0' => 'fifo_wr_pfull_net',
26393 
                    'rst_i' => 'rst_i_net',
26394 
                    'rst_o' => 'rst_o_net',
26395 
                    'user_int_1o' => 'user_int_1o_net',
26396 
                    'user_int_2o' => 'user_int_2o_net',
26397 
                    'user_int_3o' => 'user_int_3o_net',
26398 
                  },
26399 
                  'entity' => {
26400 
                    'attributes' => {
26401 
                      'entityAlreadyNetlisted' => 1,
26402 
                      'hdlKind' => 'vhdl',
26403 
                      'isDesign' => 1,
26404 
                      'simulinkName' => 'USER_LOGIC',
26405 
                    },
26406 
                    'entityName' => 'user_logic',
26407 
                    'ports' => {
26408 
                      'bram_rd_addr' => {
26409 
                        'attributes' => {
26410 
                          'bin_pt' => 0,
26411 
                          'inputFile' => 'pcie_userlogic_00_user_logic_bram_rd_addr.dat',
26412 
                          'is_floating_block' => 1,
26413 
                          'is_gateway_port' => 1,
26414 
                          'must_be_hdl_vector' => 1,
26415 
                          'period' => 1,
26416 
                          'port_id' => 15,
26417 
                          'simulinkName' => 'USER_LOGIC/BRAM_rd_addr',
26418 
                          'source_block' => 'USER_LOGIC',
26419 
                          'timingConstraint' => 'none',
26420 
                          'type' => 'UFix_12_0',
26421 
                        },
26422 
                        'direction' => 'out',
26423 
                        'hdlType' => 'std_logic_vector(11 downto 0)',
26424 
                        'width' => 12,
26425 
                      },
26426 
                      'bram_rd_dout' => {
26427 
                        'attributes' => {
26428 
                          'bin_pt' => 0,
26429 
                          'inputFile' => 'pcie_userlogic_00_user_logic_bram_rd_dout.dat',
26430 
                          'is_floating_block' => 1,
26431 
                          'is_gateway_port' => 1,
26432 
                          'must_be_hdl_vector' => 1,
26433 
                          'period' => 1,
26434 
                          'port_id' => 0,
26435 
                          'simulinkName' => 'USER_LOGIC/BRAM_rd_dout',
26436 
                          'source_block' => 'USER_LOGIC',
26437 
                          'timingConstraint' => 'none',
26438 
                          'type' => 'UFix_64_0',
26439 
                        },
26440 
                        'direction' => 'in',
26441 
                        'hdlType' => 'std_logic_vector(63 downto 0)',
26442 
                        'width' => 64,
26443 
                      },
26444 
                      'bram_wr_addr' => {
26445 
                        'attributes' => {
26446 
                          'bin_pt' => 0,
26447 
                          'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_addr.dat',
26448 
                          'is_floating_block' => 1,
26449 
                          'is_gateway_port' => 1,
26450 
                          'must_be_hdl_vector' => 1,
26451 
                          'period' => 1,
26452 
                          'port_id' => 16,
26453 
                          'simulinkName' => 'USER_LOGIC/BRAM_wr_addr',
26454 
                          'source_block' => 'USER_LOGIC',
26455 
                          'timingConstraint' => 'none',
26456 
                          'type' => 'UFix_12_0',
26457 
                        },
26458 
                        'direction' => 'out',
26459 
                        'hdlType' => 'std_logic_vector(11 downto 0)',
26460 
                        'width' => 12,
26461 
                      },
26462 
                      'bram_wr_din' => {
26463 
                        'attributes' => {
26464 
                          'bin_pt' => 0,
26465 
                          'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_din.dat',
26466 
                          'is_floating_block' => 1,
26467 
                          'is_gateway_port' => 1,
26468 
                          'must_be_hdl_vector' => 1,
26469 
                          'period' => 1,
26470 
                          'port_id' => 18,
26471 
                          'simulinkName' => 'USER_LOGIC/BRAM_wr_din',
26472 
                          'source_block' => 'USER_LOGIC',
26473 
                          'timingConstraint' => 'none',
26474 
                          'type' => 'UFix_64_0',
26475 
                        },
26476 
                        'direction' => 'out',
26477 
                        'hdlType' => 'std_logic_vector(63 downto 0)',
26478 
                        'width' => 64,
26479 
                      },
26480 
                      'bram_wr_en' => {
26481 
                        'attributes' => {
26482 
                          'bin_pt' => 0,
26483 
                          'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_en.dat',
26484 
                          'is_floating_block' => 1,
26485 
                          'is_gateway_port' => 1,
26486 
                          'must_be_hdl_vector' => 1,
26487 
                          'period' => 1,
26488 
                          'port_id' => 23,
26489 
                          'simulinkName' => 'USER_LOGIC/BRAM_wr_en',
26490 
                          'source_block' => 'USER_LOGIC',
26491 
                          'timingConstraint' => 'none',
26492 
                          'type' => 'UFix_8_0',
26493 
                        },
26494 
                        'direction' => 'out',
26495 
                        'hdlType' => 'std_logic_vector(7 downto 0)',
26496 
                        'width' => 8,
26497 
                      },
26498 
                      'ce_1' => {
26499 
                        'attributes' => {
26500 
                          'domain' => '',
26501 
                          'group' => 1,
26502 
                          'isCe' => 1,
26503 
                          'is_subsys_port' => 1,
26504 
                          'period' => 1,
26505 
                          'subsys_port_index' => 0,
26506 
                          'type' => 'logic',
26507 
                        },
26508 
                        'direction' => 'in',
26509 
                        'hdlType' => 'std_logic',
26510 
                        'width' => 1,
26511 
                      },
26512 
                      'clk_1' => {
26513 
                        'attributes' => {
26514 
                          'domain' => '',
26515 
                          'group' => 1,
26516 
                          'isClk' => 1,
26517 
                          'is_subsys_port' => 1,
26518 
                          'period' => 1,
26519 
                          'subsys_port_index' => 0,
26520 
                          'type' => 'logic',
26521 
                        },
26522 
                        'direction' => 'in',
26523 
                        'hdlType' => 'std_logic',
26524 
                        'width' => 1,
26525 
                      },
26526 
                      'data_in' => {
26527 
                        'attributes' => {
26528 
                          'bin_pt' => 0,
26529 
                          'is_floating_block' => 1,
26530 
                          'must_be_hdl_vector' => 1,
26531 
                          'period' => 1,
26532 
                          'port_id' => 17,
26533 
                          'simulinkName' => 'USER_LOGIC/tx_en_in2',
26534 
                          'type' => 'UFix_32_0',
26535 
                        },
26536 
                        'direction' => 'out',
26537 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26538 
                        'width' => 32,
26539 
                      },
26540 
                      'data_in_x0' => {
26541 
                        'attributes' => {
26542 
                          'bin_pt' => 0,
26543 
                          'is_floating_block' => 1,
26544 
                          'must_be_hdl_vector' => 1,
26545 
                          'period' => 1,
26546 
                          'port_id' => 1,
26547 
                          'simulinkName' => 'USER_LOGIC/tx_en_in1',
26548 
                          'type' => 'Bool',
26549 
                        },
26550 
                        'direction' => 'out',
26551 
                        'hdlType' => 'std_logic',
26552 
                        'width' => 1,
26553 
                      },
26554 
                      'data_in_x1' => {
26555 
                        'attributes' => {
26556 
                          'bin_pt' => 0,
26557 
                          'is_floating_block' => 1,
26558 
                          'must_be_hdl_vector' => 1,
26559 
                          'period' => 1,
26560 
                          'port_id' => 36,
26561 
                          'simulinkName' => 'USER_LOGIC/tx_en_in96',
26562 
                          'type' => 'Bool',
26563 
                        },
26564 
                        'direction' => 'out',
26565 
                        'hdlType' => 'std_logic',
26566 
                        'width' => 1,
26567 
                      },
26568 
                      'data_in_x10' => {
26569 
                        'attributes' => {
26570 
                          'bin_pt' => 0,
26571 
                          'is_floating_block' => 1,
26572 
                          'must_be_hdl_vector' => 1,
26573 
                          'period' => 1,
26574 
                          'port_id' => 33,
26575 
                          'simulinkName' => 'USER_LOGIC/tx_en_in91',
26576 
                          'type' => 'UFix_32_0',
26577 
                        },
26578 
                        'direction' => 'out',
26579 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26580 
                        'width' => 32,
26581 
                      },
26582 
                      'data_in_x11' => {
26583 
                        'attributes' => {
26584 
                          'bin_pt' => 0,
26585 
                          'is_floating_block' => 1,
26586 
                          'must_be_hdl_vector' => 1,
26587 
                          'period' => 1,
26588 
                          'port_id' => 21,
26589 
                          'simulinkName' => 'USER_LOGIC/tx_en_in33',
26590 
                          'type' => 'UFix_32_0',
26591 
                        },
26592 
                        'direction' => 'out',
26593 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26594 
                        'width' => 32,
26595 
                      },
26596 
                      'data_in_x12' => {
26597 
                        'attributes' => {
26598 
                          'bin_pt' => 0,
26599 
                          'is_floating_block' => 1,
26600 
                          'must_be_hdl_vector' => 1,
26601 
                          'period' => 1,
26602 
                          'port_id' => 6,
26603 
                          'simulinkName' => 'USER_LOGIC/tx_en_in113',
26604 
                          'type' => 'Bool',
26605 
                        },
26606 
                        'direction' => 'out',
26607 
                        'hdlType' => 'std_logic',
26608 
                        'width' => 1,
26609 
                      },
26610 
                      'data_in_x13' => {
26611 
                        'attributes' => {
26612 
                          'bin_pt' => 0,
26613 
                          'is_floating_block' => 1,
26614 
                          'must_be_hdl_vector' => 1,
26615 
                          'period' => 1,
26616 
                          'port_id' => 8,
26617 
                          'simulinkName' => 'USER_LOGIC/tx_en_in115',
26618 
                          'type' => 'UFix_32_0',
26619 
                        },
26620 
                        'direction' => 'out',
26621 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26622 
                        'width' => 32,
26623 
                      },
26624 
                      'data_in_x14' => {
26625 
                        'attributes' => {
26626 
                          'bin_pt' => 0,
26627 
                          'is_floating_block' => 1,
26628 
                          'must_be_hdl_vector' => 1,
26629 
                          'period' => 1,
26630 
                          'port_id' => 7,
26631 
                          'simulinkName' => 'USER_LOGIC/tx_en_in114',
26632 
                          'type' => 'Bool',
26633 
                        },
26634 
                        'direction' => 'out',
26635 
                        'hdlType' => 'std_logic',
26636 
                        'width' => 1,
26637 
                      },
26638 
                      'data_in_x15' => {
26639 
                        'attributes' => {
26640 
                          'bin_pt' => 0,
26641 
                          'is_floating_block' => 1,
26642 
                          'must_be_hdl_vector' => 1,
26643 
                          'period' => 1,
26644 
                          'port_id' => 9,
26645 
                          'simulinkName' => 'USER_LOGIC/tx_en_in118',
26646 
                          'type' => 'UFix_32_0',
26647 
                        },
26648 
                        'direction' => 'out',
26649 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26650 
                        'width' => 32,
26651 
                      },
26652 
                      'data_in_x16' => {
26653 
                        'attributes' => {
26654 
                          'bin_pt' => 0,
26655 
                          'is_floating_block' => 1,
26656 
                          'must_be_hdl_vector' => 1,
26657 
                          'period' => 1,
26658 
                          'port_id' => 10,
26659 
                          'simulinkName' => 'USER_LOGIC/tx_en_in121',
26660 
                          'type' => 'Bool',
26661 
                        },
26662 
                        'direction' => 'out',
26663 
                        'hdlType' => 'std_logic',
26664 
                        'width' => 1,
26665 
                      },
26666 
                      'data_in_x17' => {
26667 
                        'attributes' => {
26668 
                          'bin_pt' => 0,
26669 
                          'is_floating_block' => 1,
26670 
                          'must_be_hdl_vector' => 1,
26671 
                          'period' => 1,
26672 
                          'port_id' => 11,
26673 
                          'simulinkName' => 'USER_LOGIC/tx_en_in122',
26674 
                          'type' => 'UFix_32_0',
26675 
                        },
26676 
                        'direction' => 'out',
26677 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26678 
                        'width' => 32,
26679 
                      },
26680 
                      'data_in_x18' => {
26681 
                        'attributes' => {
26682 
                          'bin_pt' => 0,
26683 
                          'is_floating_block' => 1,
26684 
                          'must_be_hdl_vector' => 1,
26685 
                          'period' => 1,
26686 
                          'port_id' => 12,
26687 
                          'simulinkName' => 'USER_LOGIC/tx_en_in125',
26688 
                          'type' => 'Bool',
26689 
                        },
26690 
                        'direction' => 'out',
26691 
                        'hdlType' => 'std_logic',
26692 
                        'width' => 1,
26693 
                      },
26694 
                      'data_in_x19' => {
26695 
                        'attributes' => {
26696 
                          'bin_pt' => 0,
26697 
                          'is_floating_block' => 1,
26698 
                          'must_be_hdl_vector' => 1,
26699 
                          'period' => 1,
26700 
                          'port_id' => 13,
26701 
                          'simulinkName' => 'USER_LOGIC/tx_en_in126',
26702 
                          'type' => 'UFix_32_0',
26703 
                        },
26704 
                        'direction' => 'out',
26705 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26706 
                        'width' => 32,
26707 
                      },
26708 
                      'data_in_x2' => {
26709 
                        'attributes' => {
26710 
                          'bin_pt' => 0,
26711 
                          'is_floating_block' => 1,
26712 
                          'must_be_hdl_vector' => 1,
26713 
                          'period' => 1,
26714 
                          'port_id' => 37,
26715 
                          'simulinkName' => 'USER_LOGIC/tx_en_in97',
26716 
                          'type' => 'Bool',
26717 
                        },
26718 
                        'direction' => 'out',
26719 
                        'hdlType' => 'std_logic',
26720 
                        'width' => 1,
26721 
                      },
26722 
                      'data_in_x20' => {
26723 
                        'attributes' => {
26724 
                          'bin_pt' => 0,
26725 
                          'is_floating_block' => 1,
26726 
                          'must_be_hdl_vector' => 1,
26727 
                          'period' => 1,
26728 
                          'port_id' => 2,
26729 
                          'simulinkName' => 'USER_LOGIC/tx_en_in10',
26730 
                          'type' => 'UFix_32_0',
26731 
                        },
26732 
                        'direction' => 'out',
26733 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26734 
                        'width' => 32,
26735 
                      },
26736 
                      'data_in_x21' => {
26737 
                        'attributes' => {
26738 
                          'bin_pt' => 0,
26739 
                          'is_floating_block' => 1,
26740 
                          'must_be_hdl_vector' => 1,
26741 
                          'period' => 1,
26742 
                          'port_id' => 34,
26743 
                          'simulinkName' => 'USER_LOGIC/tx_en_in94',
26744 
                          'type' => 'Bool',
26745 
                        },
26746 
                        'direction' => 'out',
26747 
                        'hdlType' => 'std_logic',
26748 
                        'width' => 1,
26749 
                      },
26750 
                      'data_in_x22' => {
26751 
                        'attributes' => {
26752 
                          'bin_pt' => 0,
26753 
                          'is_floating_block' => 1,
26754 
                          'must_be_hdl_vector' => 1,
26755 
                          'period' => 1,
26756 
                          'port_id' => 29,
26757 
                          'simulinkName' => 'USER_LOGIC/tx_en_in7',
26758 
                          'type' => 'Bool',
26759 
                        },
26760 
                        'direction' => 'out',
26761 
                        'hdlType' => 'std_logic',
26762 
                        'width' => 1,
26763 
                      },
26764 
                      'data_in_x23' => {
26765 
                        'attributes' => {
26766 
                          'bin_pt' => 0,
26767 
                          'is_floating_block' => 1,
26768 
                          'must_be_hdl_vector' => 1,
26769 
                          'period' => 1,
26770 
                          'port_id' => 24,
26771 
                          'simulinkName' => 'USER_LOGIC/tx_en_in50',
26772 
                          'type' => 'UFix_32_0',
26773 
                        },
26774 
                        'direction' => 'out',
26775 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26776 
                        'width' => 32,
26777 
                      },
26778 
                      'data_in_x24' => {
26779 
                        'attributes' => {
26780 
                          'bin_pt' => 0,
26781 
                          'is_floating_block' => 1,
26782 
                          'must_be_hdl_vector' => 1,
26783 
                          'period' => 1,
26784 
                          'port_id' => 35,
26785 
                          'simulinkName' => 'USER_LOGIC/tx_en_in95',
26786 
                          'type' => 'Bool',
26787 
                        },
26788 
                        'direction' => 'out',
26789 
                        'hdlType' => 'std_logic',
26790 
                        'width' => 1,
26791 
                      },
26792 
                      'data_in_x25' => {
26793 
                        'attributes' => {
26794 
                          'bin_pt' => 0,
26795 
                          'is_floating_block' => 1,
26796 
                          'must_be_hdl_vector' => 1,
26797 
                          'period' => 1,
26798 
                          'port_id' => 26,
26799 
                          'simulinkName' => 'USER_LOGIC/tx_en_in53',
26800 
                          'type' => 'UFix_32_0',
26801 
                        },
26802 
                        'direction' => 'out',
26803 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26804 
                        'width' => 32,
26805 
                      },
26806 
                      'data_in_x26' => {
26807 
                        'attributes' => {
26808 
                          'bin_pt' => 0,
26809 
                          'is_floating_block' => 1,
26810 
                          'must_be_hdl_vector' => 1,
26811 
                          'period' => 1,
26812 
                          'port_id' => 27,
26813 
                          'simulinkName' => 'USER_LOGIC/tx_en_in54',
26814 
                          'type' => 'UFix_32_0',
26815 
                        },
26816 
                        'direction' => 'out',
26817 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26818 
                        'width' => 32,
26819 
                      },
26820 
                      'data_in_x3' => {
26821 
                        'attributes' => {
26822 
                          'bin_pt' => 0,
26823 
                          'is_floating_block' => 1,
26824 
                          'must_be_hdl_vector' => 1,
26825 
                          'period' => 1,
26826 
                          'port_id' => 14,
26827 
                          'simulinkName' => 'USER_LOGIC/tx_en_in13',
26828 
                          'type' => 'Bool',
26829 
                        },
26830 
                        'direction' => 'out',
26831 
                        'hdlType' => 'std_logic',
26832 
                        'width' => 1,
26833 
                      },
26834 
                      'data_in_x4' => {
26835 
                        'attributes' => {
26836 
                          'bin_pt' => 0,
26837 
                          'is_floating_block' => 1,
26838 
                          'must_be_hdl_vector' => 1,
26839 
                          'period' => 1,
26840 
                          'port_id' => 28,
26841 
                          'simulinkName' => 'USER_LOGIC/tx_en_in66',
26842 
                          'type' => 'UFix_32_0',
26843 
                        },
26844 
                        'direction' => 'out',
26845 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26846 
                        'width' => 32,
26847 
                      },
26848 
                      'data_in_x5' => {
26849 
                        'attributes' => {
26850 
                          'bin_pt' => 0,
26851 
                          'is_floating_block' => 1,
26852 
                          'must_be_hdl_vector' => 1,
26853 
                          'period' => 1,
26854 
                          'port_id' => 38,
26855 
                          'simulinkName' => 'USER_LOGIC/tx_en_in98',
26856 
                          'type' => 'Bool',
26857 
                        },
26858 
                        'direction' => 'out',
26859 
                        'hdlType' => 'std_logic',
26860 
                        'width' => 1,
26861 
                      },
26862 
                      'data_in_x6' => {
26863 
                        'attributes' => {
26864 
                          'bin_pt' => 0,
26865 
                          'is_floating_block' => 1,
26866 
                          'must_be_hdl_vector' => 1,
26867 
                          'period' => 1,
26868 
                          'port_id' => 31,
26869 
                          'simulinkName' => 'USER_LOGIC/tx_en_in85',
26870 
                          'type' => 'UFix_32_0',
26871 
                        },
26872 
                        'direction' => 'out',
26873 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26874 
                        'width' => 32,
26875 
                      },
26876 
                      'data_in_x7' => {
26877 
                        'attributes' => {
26878 
                          'bin_pt' => 0,
26879 
                          'is_floating_block' => 1,
26880 
                          'must_be_hdl_vector' => 1,
26881 
                          'period' => 1,
26882 
                          'port_id' => 39,
26883 
                          'simulinkName' => 'USER_LOGIC/tx_en_in99',
26884 
                          'type' => 'Bool',
26885 
                        },
26886 
                        'direction' => 'out',
26887 
                        'hdlType' => 'std_logic',
26888 
                        'width' => 1,
26889 
                      },
26890 
                      'data_in_x8' => {
26891 
                        'attributes' => {
26892 
                          'bin_pt' => 0,
26893 
                          'is_floating_block' => 1,
26894 
                          'must_be_hdl_vector' => 1,
26895 
                          'period' => 1,
26896 
                          'port_id' => 32,
26897 
                          'simulinkName' => 'USER_LOGIC/tx_en_in88',
26898 
                          'type' => 'UFix_32_0',
26899 
                        },
26900 
                        'direction' => 'out',
26901 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26902 
                        'width' => 32,
26903 
                      },
26904 
                      'data_in_x9' => {
26905 
                        'attributes' => {
26906 
                          'bin_pt' => 0,
26907 
                          'is_floating_block' => 1,
26908 
                          'must_be_hdl_vector' => 1,
26909 
                          'period' => 1,
26910 
                          'port_id' => 3,
26911 
                          'simulinkName' => 'USER_LOGIC/tx_en_in100',
26912 
                          'type' => 'Bool',
26913 
                        },
26914 
                        'direction' => 'out',
26915 
                        'hdlType' => 'std_logic',
26916 
                        'width' => 1,
26917 
                      },
26918 
                      'data_out_x1' => {
26919 
                        'attributes' => {
26920 
                          'bin_pt' => 0,
26921 
                          'is_floating_block' => 1,
26922 
                          'must_be_hdl_vector' => 1,
26923 
                          'period' => 1,
26924 
                          'port_id' => 9,
26925 
                          'simulinkName' => 'USER_LOGIC/From Register10',
26926 
                          'type' => 'UFix_1_0',
26927 
                        },
26928 
                        'direction' => 'in',
26929 
                        'hdlType' => 'std_logic',
26930 
                        'width' => 1,
26931 
                      },
26932 
                      'data_out_x12' => {
26933 
                        'attributes' => {
26934 
                          'bin_pt' => 0,
26935 
                          'is_floating_block' => 1,
26936 
                          'must_be_hdl_vector' => 1,
26937 
                          'period' => 1,
26938 
                          'port_id' => 16,
26939 
                          'simulinkName' => 'USER_LOGIC/From Register20',
26940 
                          'type' => 'UFix_32_0',
26941 
                        },
26942 
                        'direction' => 'in',
26943 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26944 
                        'width' => 32,
26945 
                      },
26946 
                      'data_out_x13' => {
26947 
                        'attributes' => {
26948 
                          'bin_pt' => 0,
26949 
                          'is_floating_block' => 1,
26950 
                          'must_be_hdl_vector' => 1,
26951 
                          'period' => 1,
26952 
                          'port_id' => 17,
26953 
                          'simulinkName' => 'USER_LOGIC/From Register21',
26954 
                          'type' => 'UFix_1_0',
26955 
                        },
26956 
                        'direction' => 'in',
26957 
                        'hdlType' => 'std_logic',
26958 
                        'width' => 1,
26959 
                      },
26960 
                      'data_out_x14' => {
26961 
                        'attributes' => {
26962 
                          'bin_pt' => 0,
26963 
                          'is_floating_block' => 1,
26964 
                          'must_be_hdl_vector' => 1,
26965 
                          'period' => 1,
26966 
                          'port_id' => 18,
26967 
                          'simulinkName' => 'USER_LOGIC/From Register22',
26968 
                          'type' => 'UFix_32_0',
26969 
                        },
26970 
                        'direction' => 'in',
26971 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26972 
                        'width' => 32,
26973 
                      },
26974 
                      'data_out_x15' => {
26975 
                        'attributes' => {
26976 
                          'bin_pt' => 0,
26977 
                          'is_floating_block' => 1,
26978 
                          'must_be_hdl_vector' => 1,
26979 
                          'period' => 1,
26980 
                          'port_id' => 19,
26981 
                          'simulinkName' => 'USER_LOGIC/From Register23',
26982 
                          'type' => 'UFix_1_0',
26983 
                        },
26984 
                        'direction' => 'in',
26985 
                        'hdlType' => 'std_logic',
26986 
                        'width' => 1,
26987 
                      },
26988 
                      'data_out_x16' => {
26989 
                        'attributes' => {
26990 
                          'bin_pt' => 0,
26991 
                          'is_floating_block' => 1,
26992 
                          'must_be_hdl_vector' => 1,
26993 
                          'period' => 1,
26994 
                          'port_id' => 20,
26995 
                          'simulinkName' => 'USER_LOGIC/From Register24',
26996 
                          'type' => 'UFix_32_0',
26997 
                        },
26998 
                        'direction' => 'in',
26999 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27000 
                        'width' => 32,
27001 
                      },
27002 
                      'data_out_x17' => {
27003 
                        'attributes' => {
27004 
                          'bin_pt' => 0,
27005 
                          'is_floating_block' => 1,
27006 
                          'must_be_hdl_vector' => 1,
27007 
                          'period' => 1,
27008 
                          'port_id' => 21,
27009 
                          'simulinkName' => 'USER_LOGIC/From Register25',
27010 
                          'type' => 'UFix_1_0',
27011 
                        },
27012 
                        'direction' => 'in',
27013 
                        'hdlType' => 'std_logic',
27014 
                        'width' => 1,
27015 
                      },
27016 
                      'data_out_x18' => {
27017 
                        'attributes' => {
27018 
                          'bin_pt' => 0,
27019 
                          'is_floating_block' => 1,
27020 
                          'must_be_hdl_vector' => 1,
27021 
                          'period' => 1,
27022 
                          'port_id' => 22,
27023 
                          'simulinkName' => 'USER_LOGIC/From Register26',
27024 
                          'type' => 'UFix_32_0',
27025 
                        },
27026 
                        'direction' => 'in',
27027 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27028 
                        'width' => 32,
27029 
                      },
27030 
                      'data_out_x19' => {
27031 
                        'attributes' => {
27032 
                          'bin_pt' => 0,
27033 
                          'is_floating_block' => 1,
27034 
                          'must_be_hdl_vector' => 1,
27035 
                          'period' => 1,
27036 
                          'port_id' => 23,
27037 
                          'simulinkName' => 'USER_LOGIC/From Register27',
27038 
                          'type' => 'UFix_1_0',
27039 
                        },
27040 
                        'direction' => 'in',
27041 
                        'hdlType' => 'std_logic',
27042 
                        'width' => 1,
27043 
                      },
27044 
                      'data_out_x2' => {
27045 
                        'attributes' => {
27046 
                          'bin_pt' => 0,
27047 
                          'is_floating_block' => 1,
27048 
                          'must_be_hdl_vector' => 1,
27049 
                          'period' => 1,
27050 
                          'port_id' => 10,
27051 
                          'simulinkName' => 'USER_LOGIC/From Register11',
27052 
                          'type' => 'UFix_32_0',
27053 
                        },
27054 
                        'direction' => 'in',
27055 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27056 
                        'width' => 32,
27057 
                      },
27058 
                      'data_out_x20' => {
27059 
                        'attributes' => {
27060 
                          'bin_pt' => 0,
27061 
                          'is_floating_block' => 1,
27062 
                          'must_be_hdl_vector' => 1,
27063 
                          'period' => 1,
27064 
                          'port_id' => 24,
27065 
                          'simulinkName' => 'USER_LOGIC/From Register28',
27066 
                          'type' => 'UFix_32_0',
27067 
                        },
27068 
                        'direction' => 'in',
27069 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27070 
                        'width' => 32,
27071 
                      },
27072 
                      'data_out_x21' => {
27073 
                        'attributes' => {
27074 
                          'bin_pt' => 0,
27075 
                          'is_floating_block' => 1,
27076 
                          'must_be_hdl_vector' => 1,
27077 
                          'period' => 1,
27078 
                          'port_id' => 25,
27079 
                          'simulinkName' => 'USER_LOGIC/From Register29',
27080 
                          'type' => 'UFix_1_0',
27081 
                        },
27082 
                        'direction' => 'in',
27083 
                        'hdlType' => 'std_logic',
27084 
                        'width' => 1,
27085 
                      },
27086 
                      'data_out_x22' => {
27087 
                        'attributes' => {
27088 
                          'bin_pt' => 0,
27089 
                          'is_floating_block' => 1,
27090 
                          'must_be_hdl_vector' => 1,
27091 
                          'period' => 1,
27092 
                          'port_id' => 26,
27093 
                          'simulinkName' => 'USER_LOGIC/From Register3',
27094 
                          'type' => 'UFix_32_0',
27095 
                        },
27096 
                        'direction' => 'in',
27097 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27098 
                        'width' => 32,
27099 
                      },
27100 
                      'data_out_x23' => {
27101 
                        'attributes' => {
27102 
                          'bin_pt' => 0,
27103 
                          'is_floating_block' => 1,
27104 
                          'must_be_hdl_vector' => 1,
27105 
                          'period' => 1,
27106 
                          'port_id' => 27,
27107 
                          'simulinkName' => 'USER_LOGIC/From Register30',
27108 
                          'type' => 'UFix_32_0',
27109 
                        },
27110 
                        'direction' => 'in',
27111 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27112 
                        'width' => 32,
27113 
                      },
27114 
                      'data_out_x24' => {
27115 
                        'attributes' => {
27116 
                          'bin_pt' => 0,
27117 
                          'is_floating_block' => 1,
27118 
                          'must_be_hdl_vector' => 1,
27119 
                          'period' => 1,
27120 
                          'port_id' => 28,
27121 
                          'simulinkName' => 'USER_LOGIC/From Register31',
27122 
                          'type' => 'UFix_1_0',
27123 
                        },
27124 
                        'direction' => 'in',
27125 
                        'hdlType' => 'std_logic',
27126 
                        'width' => 1,
27127 
                      },
27128 
                      'data_out_x25' => {
27129 
                        'attributes' => {
27130 
                          'bin_pt' => 0,
27131 
                          'is_floating_block' => 1,
27132 
                          'must_be_hdl_vector' => 1,
27133 
                          'period' => 1,
27134 
                          'port_id' => 29,
27135 
                          'simulinkName' => 'USER_LOGIC/From Register32',
27136 
                          'type' => 'UFix_32_0',
27137 
                        },
27138 
                        'direction' => 'in',
27139 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27140 
                        'width' => 32,
27141 
                      },
27142 
                      'data_out_x26' => {
27143 
                        'attributes' => {
27144 
                          'bin_pt' => 0,
27145 
                          'is_floating_block' => 1,
27146 
                          'must_be_hdl_vector' => 1,
27147 
                          'period' => 1,
27148 
                          'port_id' => 30,
27149 
                          'simulinkName' => 'USER_LOGIC/From Register33',
27150 
                          'type' => 'UFix_1_0',
27151 
                        },
27152 
                        'direction' => 'in',
27153 
                        'hdlType' => 'std_logic',
27154 
                        'width' => 1,
27155 
                      },
27156 
                      'data_out_x27' => {
27157 
                        'attributes' => {
27158 
                          'bin_pt' => 0,
27159 
                          'is_floating_block' => 1,
27160 
                          'must_be_hdl_vector' => 1,
27161 
                          'period' => 1,
27162 
                          'port_id' => 31,
27163 
                          'simulinkName' => 'USER_LOGIC/From Register4',
27164 
                          'type' => 'UFix_1_0',
27165 
                        },
27166 
                        'direction' => 'in',
27167 
                        'hdlType' => 'std_logic',
27168 
                        'width' => 1,
27169 
                      },
27170 
                      'data_out_x28' => {
27171 
                        'attributes' => {
27172 
                          'bin_pt' => 0,
27173 
                          'is_floating_block' => 1,
27174 
                          'must_be_hdl_vector' => 1,
27175 
                          'period' => 1,
27176 
                          'port_id' => 32,
27177 
                          'simulinkName' => 'USER_LOGIC/From Register5',
27178 
                          'type' => 'UFix_32_0',
27179 
                        },
27180 
                        'direction' => 'in',
27181 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27182 
                        'width' => 32,
27183 
                      },
27184 
                      'data_out_x29' => {
27185 
                        'attributes' => {
27186 
                          'bin_pt' => 0,
27187 
                          'is_floating_block' => 1,
27188 
                          'must_be_hdl_vector' => 1,
27189 
                          'period' => 1,
27190 
                          'port_id' => 33,
27191 
                          'simulinkName' => 'USER_LOGIC/From Register6',
27192 
                          'type' => 'UFix_1_0',
27193 
                        },
27194 
                        'direction' => 'in',
27195 
                        'hdlType' => 'std_logic',
27196 
                        'width' => 1,
27197 
                      },
27198 
                      'data_out_x3' => {
27199 
                        'attributes' => {
27200 
                          'bin_pt' => 0,
27201 
                          'is_floating_block' => 1,
27202 
                          'must_be_hdl_vector' => 1,
27203 
                          'period' => 1,
27204 
                          'port_id' => 11,
27205 
                          'simulinkName' => 'USER_LOGIC/From Register12',
27206 
                          'type' => 'UFix_1_0',
27207 
                        },
27208 
                        'direction' => 'in',
27209 
                        'hdlType' => 'std_logic',
27210 
                        'width' => 1,
27211 
                      },
27212 
                      'data_out_x30' => {
27213 
                        'attributes' => {
27214 
                          'bin_pt' => 0,
27215 
                          'is_floating_block' => 1,
27216 
                          'must_be_hdl_vector' => 1,
27217 
                          'period' => 1,
27218 
                          'port_id' => 34,
27219 
                          'simulinkName' => 'USER_LOGIC/From Register7',
27220 
                          'type' => 'UFix_32_0',
27221 
                        },
27222 
                        'direction' => 'in',
27223 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27224 
                        'width' => 32,
27225 
                      },
27226 
                      'data_out_x31' => {
27227 
                        'attributes' => {
27228 
                          'bin_pt' => 0,
27229 
                          'is_floating_block' => 1,
27230 
                          'must_be_hdl_vector' => 1,
27231 
                          'period' => 1,
27232 
                          'port_id' => 35,
27233 
                          'simulinkName' => 'USER_LOGIC/From Register8',
27234 
                          'type' => 'UFix_1_0',
27235 
                        },
27236 
                        'direction' => 'in',
27237 
                        'hdlType' => 'std_logic',
27238 
                        'width' => 1,
27239 
                      },
27240 
                      'data_out_x32' => {
27241 
                        'attributes' => {
27242 
                          'bin_pt' => 0,
27243 
                          'is_floating_block' => 1,
27244 
                          'must_be_hdl_vector' => 1,
27245 
                          'period' => 1,
27246 
                          'port_id' => 36,
27247 
                          'simulinkName' => 'USER_LOGIC/From Register9',
27248 
                          'type' => 'UFix_32_0',
27249 
                        },
27250 
                        'direction' => 'in',
27251 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27252 
                        'width' => 32,
27253 
                      },
27254 
                      'data_out_x4' => {
27255 
                        'attributes' => {
27256 
                          'bin_pt' => 0,
27257 
                          'is_floating_block' => 1,
27258 
                          'must_be_hdl_vector' => 1,
27259 
                          'period' => 1,
27260 
                          'port_id' => 12,
27261 
                          'simulinkName' => 'USER_LOGIC/From Register13',
27262 
                          'type' => 'UFix_32_0',
27263 
                        },
27264 
                        'direction' => 'in',
27265 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27266 
                        'width' => 32,
27267 
                      },
27268 
                      'data_out_x5' => {
27269 
                        'attributes' => {
27270 
                          'bin_pt' => 0,
27271 
                          'is_floating_block' => 1,
27272 
                          'must_be_hdl_vector' => 1,
27273 
                          'period' => 1,
27274 
                          'port_id' => 13,
27275 
                          'simulinkName' => 'USER_LOGIC/From Register14',
27276 
                          'type' => 'UFix_1_0',
27277 
                        },
27278 
                        'direction' => 'in',
27279 
                        'hdlType' => 'std_logic',
27280 
                        'width' => 1,
27281 
                      },
27282 
                      'data_out_x8' => {
27283 
                        'attributes' => {
27284 
                          'bin_pt' => 0,
27285 
                          'is_floating_block' => 1,
27286 
                          'must_be_hdl_vector' => 1,
27287 
                          'period' => 1,
27288 
                          'port_id' => 14,
27289 
                          'simulinkName' => 'USER_LOGIC/From Register17',
27290 
                          'type' => 'UFix_32_0',
27291 
                        },
27292 
                        'direction' => 'in',
27293 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27294 
                        'width' => 32,
27295 
                      },
27296 
                      'data_out_x9' => {
27297 
                        'attributes' => {
27298 
                          'bin_pt' => 0,
27299 
                          'is_floating_block' => 1,
27300 
                          'must_be_hdl_vector' => 1,
27301 
                          'period' => 1,
27302 
                          'port_id' => 15,
27303 
                          'simulinkName' => 'USER_LOGIC/From Register18',
27304 
                          'type' => 'UFix_1_0',
27305 
                        },
27306 
                        'direction' => 'in',
27307 
                        'hdlType' => 'std_logic',
27308 
                        'width' => 1,
27309 
                      },
27310 
                      'en' => {
27311 
                        'attributes' => {
27312 
                          'bin_pt' => 0,
27313 
                          'is_floating_block' => 1,
27314 
                          'must_be_hdl_vector' => 1,
27315 
                          'period' => 1,
27316 
                          'port_id' => 0,
27317 
                          'simulinkName' => 'USER_LOGIC/en',
27318 
                          'type' => 'Bool',
27319 
                        },
27320 
                        'direction' => 'out',
27321 
                        'hdlType' => 'std_logic',
27322 
                        'width' => 1,
27323 
                      },
27324 
                      'en_x0' => {
27325 
                        'attributes' => {
27326 
                          'bin_pt' => 0,
27327 
                          'is_floating_block' => 1,
27328 
                          'must_be_hdl_vector' => 1,
27329 
                          'period' => 1,
27330 
                          'port_id' => 0,
27331 
                          'simulinkName' => 'USER_LOGIC/en',
27332 
                          'type' => 'Bool',
27333 
                        },
27334 
                        'direction' => 'out',
27335 
                        'hdlType' => 'std_logic',
27336 
                        'width' => 1,
27337 
                      },
27338 
                      'en_x1' => {
27339 
                        'attributes' => {
27340 
                          'bin_pt' => 0,
27341 
                          'is_floating_block' => 1,
27342 
                          'must_be_hdl_vector' => 1,
27343 
                          'period' => 1,
27344 
                          'port_id' => 0,
27345 
                          'simulinkName' => 'USER_LOGIC/en',
27346 
                          'type' => 'Bool',
27347 
                        },
27348 
                        'direction' => 'out',
27349 
                        'hdlType' => 'std_logic',
27350 
                        'width' => 1,
27351 
                      },
27352 
                      'en_x10' => {
27353 
                        'attributes' => {
27354 
                          'bin_pt' => 0,
27355 
                          'is_floating_block' => 1,
27356 
                          'must_be_hdl_vector' => 1,
27357 
                          'period' => 1,
27358 
                          'port_id' => 0,
27359 
                          'simulinkName' => 'USER_LOGIC/en',
27360 
                          'type' => 'Bool',
27361 
                        },
27362 
                        'direction' => 'out',
27363 
                        'hdlType' => 'std_logic',
27364 
                        'width' => 1,
27365 
                      },
27366 
                      'en_x11' => {
27367 
                        'attributes' => {
27368 
                          'bin_pt' => 0,
27369 
                          'is_floating_block' => 1,
27370 
                          'must_be_hdl_vector' => 1,
27371 
                          'period' => 1,
27372 
                          'port_id' => 0,
27373 
                          'simulinkName' => 'USER_LOGIC/en',
27374 
                          'type' => 'Bool',
27375 
                        },
27376 
                        'direction' => 'out',
27377 
                        'hdlType' => 'std_logic',
27378 
                        'width' => 1,
27379 
                      },
27380 
                      'en_x12' => {
27381 
                        'attributes' => {
27382 
                          'bin_pt' => 0,
27383 
                          'is_floating_block' => 1,
27384 
                          'must_be_hdl_vector' => 1,
27385 
                          'period' => 1,
27386 
                          'port_id' => 0,
27387 
                          'simulinkName' => 'USER_LOGIC/en',
27388 
                          'type' => 'Bool',
27389 
                        },
27390 
                        'direction' => 'out',
27391 
                        'hdlType' => 'std_logic',
27392 
                        'width' => 1,
27393 
                      },
27394 
                      'en_x13' => {
27395 
                        'attributes' => {
27396 
                          'bin_pt' => 0,
27397 
                          'is_floating_block' => 1,
27398 
                          'must_be_hdl_vector' => 1,
27399 
                          'period' => 1,
27400 
                          'port_id' => 0,
27401 
                          'simulinkName' => 'USER_LOGIC/en',
27402 
                          'type' => 'Bool',
27403 
                        },
27404 
                        'direction' => 'out',
27405 
                        'hdlType' => 'std_logic',
27406 
                        'width' => 1,
27407 
                      },
27408 
                      'en_x14' => {
27409 
                        'attributes' => {
27410 
                          'bin_pt' => 0,
27411 
                          'is_floating_block' => 1,
27412 
                          'must_be_hdl_vector' => 1,
27413 
                          'period' => 1,
27414 
                          'port_id' => 0,
27415 
                          'simulinkName' => 'USER_LOGIC/en',
27416 
                          'type' => 'Bool',
27417 
                        },
27418 
                        'direction' => 'out',
27419 
                        'hdlType' => 'std_logic',
27420 
                        'width' => 1,
27421 
                      },
27422 
                      'en_x15' => {
27423 
                        'attributes' => {
27424 
                          'bin_pt' => 0,
27425 
                          'is_floating_block' => 1,
27426 
                          'must_be_hdl_vector' => 1,
27427 
                          'period' => 1,
27428 
                          'port_id' => 0,
27429 
                          'simulinkName' => 'USER_LOGIC/en',
27430 
                          'type' => 'Bool',
27431 
                        },
27432 
                        'direction' => 'out',
27433 
                        'hdlType' => 'std_logic',
27434 
                        'width' => 1,
27435 
                      },
27436 
                      'en_x16' => {
27437 
                        'attributes' => {
27438 
                          'bin_pt' => 0,
27439 
                          'is_floating_block' => 1,
27440 
                          'must_be_hdl_vector' => 1,
27441 
                          'period' => 1,
27442 
                          'port_id' => 0,
27443 
                          'simulinkName' => 'USER_LOGIC/en',
27444 
                          'type' => 'Bool',
27445 
                        },
27446 
                        'direction' => 'out',
27447 
                        'hdlType' => 'std_logic',
27448 
                        'width' => 1,
27449 
                      },
27450 
                      'en_x17' => {
27451 
                        'attributes' => {
27452 
                          'bin_pt' => 0,
27453 
                          'is_floating_block' => 1,
27454 
                          'must_be_hdl_vector' => 1,
27455 
                          'period' => 1,
27456 
                          'port_id' => 0,
27457 
                          'simulinkName' => 'USER_LOGIC/en',
27458 
                          'type' => 'Bool',
27459 
                        },
27460 
                        'direction' => 'out',
27461 
                        'hdlType' => 'std_logic',
27462 
                        'width' => 1,
27463 
                      },
27464 
                      'en_x18' => {
27465 
                        'attributes' => {
27466 
                          'bin_pt' => 0,
27467 
                          'is_floating_block' => 1,
27468 
                          'must_be_hdl_vector' => 1,
27469 
                          'period' => 1,
27470 
                          'port_id' => 0,
27471 
                          'simulinkName' => 'USER_LOGIC/en',
27472 
                          'type' => 'Bool',
27473 
                        },
27474 
                        'direction' => 'out',
27475 
                        'hdlType' => 'std_logic',
27476 
                        'width' => 1,
27477 
                      },
27478 
                      'en_x19' => {
27479 
                        'attributes' => {
27480 
                          'bin_pt' => 0,
27481 
                          'is_floating_block' => 1,
27482 
                          'must_be_hdl_vector' => 1,
27483 
                          'period' => 1,
27484 
                          'port_id' => 0,
27485 
                          'simulinkName' => 'USER_LOGIC/en',
27486 
                          'type' => 'Bool',
27487 
                        },
27488 
                        'direction' => 'out',
27489 
                        'hdlType' => 'std_logic',
27490 
                        'width' => 1,
27491 
                      },
27492 
                      'en_x2' => {
27493 
                        'attributes' => {
27494 
                          'bin_pt' => 0,
27495 
                          'is_floating_block' => 1,
27496 
                          'must_be_hdl_vector' => 1,
27497 
                          'period' => 1,
27498 
                          'port_id' => 0,
27499 
                          'simulinkName' => 'USER_LOGIC/en',
27500 
                          'type' => 'Bool',
27501 
                        },
27502 
                        'direction' => 'out',
27503 
                        'hdlType' => 'std_logic',
27504 
                        'width' => 1,
27505 
                      },
27506 
                      'en_x20' => {
27507 
                        'attributes' => {
27508 
                          'bin_pt' => 0,
27509 
                          'is_floating_block' => 1,
27510 
                          'must_be_hdl_vector' => 1,
27511 
                          'period' => 1,
27512 
                          'port_id' => 0,
27513 
                          'simulinkName' => 'USER_LOGIC/en',
27514 
                          'type' => 'Bool',
27515 
                        },
27516 
                        'direction' => 'out',
27517 
                        'hdlType' => 'std_logic',
27518 
                        'width' => 1,
27519 
                      },
27520 
                      'en_x21' => {
27521 
                        'attributes' => {
27522 
                          'bin_pt' => 0,
27523 
                          'is_floating_block' => 1,
27524 
                          'must_be_hdl_vector' => 1,
27525 
                          'period' => 1,
27526 
                          'port_id' => 0,
27527 
                          'simulinkName' => 'USER_LOGIC/en',
27528 
                          'type' => 'Bool',
27529 
                        },
27530 
                        'direction' => 'out',
27531 
                        'hdlType' => 'std_logic',
27532 
                        'width' => 1,
27533 
                      },
27534 
                      'en_x22' => {
27535 
                        'attributes' => {
27536 
                          'bin_pt' => 0,
27537 
                          'is_floating_block' => 1,
27538 
                          'must_be_hdl_vector' => 1,
27539 
                          'period' => 1,
27540 
                          'port_id' => 0,
27541 
                          'simulinkName' => 'USER_LOGIC/en',
27542 
                          'type' => 'Bool',
27543 
                        },
27544 
                        'direction' => 'out',
27545 
                        'hdlType' => 'std_logic',
27546 
                        'width' => 1,
27547 
                      },
27548 
                      'en_x23' => {
27549 
                        'attributes' => {
27550 
                          'bin_pt' => 0,
27551 
                          'is_floating_block' => 1,
27552 
                          'must_be_hdl_vector' => 1,
27553 
                          'period' => 1,
27554 
                          'port_id' => 0,
27555 
                          'simulinkName' => 'USER_LOGIC/en',
27556 
                          'type' => 'Bool',
27557 
                        },
27558 
                        'direction' => 'out',
27559 
                        'hdlType' => 'std_logic',
27560 
                        'width' => 1,
27561 
                      },
27562 
                      'en_x24' => {
27563 
                        'attributes' => {
27564 
                          'bin_pt' => 0,
27565 
                          'is_floating_block' => 1,
27566 
                          'must_be_hdl_vector' => 1,
27567 
                          'period' => 1,
27568 
                          'port_id' => 0,
27569 
                          'simulinkName' => 'USER_LOGIC/en',
27570 
                          'type' => 'Bool',
27571 
                        },
27572 
                        'direction' => 'out',
27573 
                        'hdlType' => 'std_logic',
27574 
                        'width' => 1,
27575 
                      },
27576 
                      'en_x25' => {
27577 
                        'attributes' => {
27578 
                          'bin_pt' => 0,
27579 
                          'is_floating_block' => 1,
27580 
                          'must_be_hdl_vector' => 1,
27581 
                          'period' => 1,
27582 
                          'port_id' => 0,
27583 
                          'simulinkName' => 'USER_LOGIC/en',
27584 
                          'type' => 'Bool',
27585 
                        },
27586 
                        'direction' => 'out',
27587 
                        'hdlType' => 'std_logic',
27588 
                        'width' => 1,
27589 
                      },
27590 
                      'en_x26' => {
27591 
                        'attributes' => {
27592 
                          'bin_pt' => 0,
27593 
                          'is_floating_block' => 1,
27594 
                          'must_be_hdl_vector' => 1,
27595 
                          'period' => 1,
27596 
                          'port_id' => 0,
27597 
                          'simulinkName' => 'USER_LOGIC/en',
27598 
                          'type' => 'Bool',
27599 
                        },
27600 
                        'direction' => 'out',
27601 
                        'hdlType' => 'std_logic',
27602 
                        'width' => 1,
27603 
                      },
27604 
                      'en_x3' => {
27605 
                        'attributes' => {
27606 
                          'bin_pt' => 0,
27607 
                          'is_floating_block' => 1,
27608 
                          'must_be_hdl_vector' => 1,
27609 
                          'period' => 1,
27610 
                          'port_id' => 0,
27611 
                          'simulinkName' => 'USER_LOGIC/en',
27612 
                          'type' => 'Bool',
27613 
                        },
27614 
                        'direction' => 'out',
27615 
                        'hdlType' => 'std_logic',
27616 
                        'width' => 1,
27617 
                      },
27618 
                      'en_x4' => {
27619 
                        'attributes' => {
27620 
                          'bin_pt' => 0,
27621 
                          'is_floating_block' => 1,
27622 
                          'must_be_hdl_vector' => 1,
27623 
                          'period' => 1,
27624 
                          'port_id' => 0,
27625 
                          'simulinkName' => 'USER_LOGIC/en',
27626 
                          'type' => 'Bool',
27627 
                        },
27628 
                        'direction' => 'out',
27629 
                        'hdlType' => 'std_logic',
27630 
                        'width' => 1,
27631 
                      },
27632 
                      'en_x5' => {
27633 
                        'attributes' => {
27634 
                          'bin_pt' => 0,
27635 
                          'is_floating_block' => 1,
27636 
                          'must_be_hdl_vector' => 1,
27637 
                          'period' => 1,
27638 
                          'port_id' => 0,
27639 
                          'simulinkName' => 'USER_LOGIC/en',
27640 
                          'type' => 'Bool',
27641 
                        },
27642 
                        'direction' => 'out',
27643 
                        'hdlType' => 'std_logic',
27644 
                        'width' => 1,
27645 
                      },
27646 
                      'en_x6' => {
27647 
                        'attributes' => {
27648 
                          'bin_pt' => 0,
27649 
                          'is_floating_block' => 1,
27650 
                          'must_be_hdl_vector' => 1,
27651 
                          'period' => 1,
27652 
                          'port_id' => 0,
27653 
                          'simulinkName' => 'USER_LOGIC/en',
27654 
                          'type' => 'Bool',
27655 
                        },
27656 
                        'direction' => 'out',
27657 
                        'hdlType' => 'std_logic',
27658 
                        'width' => 1,
27659 
                      },
27660 
                      'en_x7' => {
27661 
                        'attributes' => {
27662 
                          'bin_pt' => 0,
27663 
                          'is_floating_block' => 1,
27664 
                          'must_be_hdl_vector' => 1,
27665 
                          'period' => 1,
27666 
                          'port_id' => 0,
27667 
                          'simulinkName' => 'USER_LOGIC/en',
27668 
                          'type' => 'Bool',
27669 
                        },
27670 
                        'direction' => 'out',
27671 
                        'hdlType' => 'std_logic',
27672 
                        'width' => 1,
27673 
                      },
27674 
                      'en_x8' => {
27675 
                        'attributes' => {
27676 
                          'bin_pt' => 0,
27677 
                          'is_floating_block' => 1,
27678 
                          'must_be_hdl_vector' => 1,
27679 
                          'period' => 1,
27680 
                          'port_id' => 0,
27681 
                          'simulinkName' => 'USER_LOGIC/en',
27682 
                          'type' => 'Bool',
27683 
                        },
27684 
                        'direction' => 'out',
27685 
                        'hdlType' => 'std_logic',
27686 
                        'width' => 1,
27687 
                      },
27688 
                      'en_x9' => {
27689 
                        'attributes' => {
27690 
                          'bin_pt' => 0,
27691 
                          'is_floating_block' => 1,
27692 
                          'must_be_hdl_vector' => 1,
27693 
                          'period' => 1,
27694 
                          'port_id' => 0,
27695 
                          'simulinkName' => 'USER_LOGIC/en',
27696 
                          'type' => 'Bool',
27697 
                        },
27698 
                        'direction' => 'out',
27699 
                        'hdlType' => 'std_logic',
27700 
                        'width' => 1,
27701 
                      },
27702 
                      'fifo_rd_count_x0' => {
27703 
                        'attributes' => {
27704 
                          'bin_pt' => 0,
27705 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_count.dat',
27706 
                          'is_floating_block' => 1,
27707 
                          'is_gateway_port' => 1,
27708 
                          'must_be_hdl_vector' => 1,
27709 
                          'period' => 1,
27710 
                          'port_id' => 1,
27711 
                          'simulinkName' => 'USER_LOGIC/FIFO_rd_count',
27712 
                          'source_block' => 'USER_LOGIC',
27713 
                          'timingConstraint' => 'none',
27714 
                          'type' => 'UFix_15_0',
27715 
                        },
27716 
                        'direction' => 'in',
27717 
                        'hdlType' => 'std_logic_vector(14 downto 0)',
27718 
                        'width' => 15,
27719 
                      },
27720 
                      'fifo_rd_dout' => {
27721 
                        'attributes' => {
27722 
                          'bin_pt' => 0,
27723 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_dout.dat',
27724 
                          'is_floating_block' => 1,
27725 
                          'is_gateway_port' => 1,
27726 
                          'must_be_hdl_vector' => 1,
27727 
                          'period' => 1,
27728 
                          'port_id' => 2,
27729 
                          'simulinkName' => 'USER_LOGIC/FIFO_rd_dout',
27730 
                          'source_block' => 'USER_LOGIC',
27731 
                          'timingConstraint' => 'none',
27732 
                          'type' => 'UFix_72_0',
27733 
                        },
27734 
                        'direction' => 'in',
27735 
                        'hdlType' => 'std_logic_vector(71 downto 0)',
27736 
                        'width' => 72,
27737 
                      },
27738 
                      'fifo_rd_empty' => {
27739 
                        'attributes' => {
27740 
                          'bin_pt' => 0,
27741 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_empty.dat',
27742 
                          'is_floating_block' => 1,
27743 
                          'is_gateway_port' => 1,
27744 
                          'must_be_hdl_vector' => 1,
27745 
                          'period' => 1,
27746 
                          'port_id' => 3,
27747 
                          'simulinkName' => 'USER_LOGIC/FIFO_rd_empty',
27748 
                          'source_block' => 'USER_LOGIC',
27749 
                          'timingConstraint' => 'none',
27750 
                          'type' => 'Bool',
27751 
                        },
27752 
                        'direction' => 'in',
27753 
                        'hdlType' => 'std_logic',
27754 
                        'width' => 1,
27755 
                      },
27756 
                      'fifo_rd_en_x1' => {
27757 
                        'attributes' => {
27758 
                          'bin_pt' => 0,
27759 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_en.dat',
27760 
                          'is_floating_block' => 1,
27761 
                          'is_gateway_port' => 1,
27762 
                          'must_be_hdl_vector' => 1,
27763 
                          'period' => 1,
27764 
                          'port_id' => 4,
27765 
                          'simulinkName' => 'USER_LOGIC/FIFO_rd_en',
27766 
                          'source_block' => 'USER_LOGIC',
27767 
                          'timingConstraint' => 'none',
27768 
                          'type' => 'Bool',
27769 
                        },
27770 
                        'direction' => 'out',
27771 
                        'hdlType' => 'std_logic',
27772 
                        'width' => 1,
27773 
                      },
27774 
                      'fifo_rd_pempty_x0' => {
27775 
                        'attributes' => {
27776 
                          'bin_pt' => 0,
27777 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_pempty.dat',
27778 
                          'is_floating_block' => 1,
27779 
                          'is_gateway_port' => 1,
27780 
                          'must_be_hdl_vector' => 1,
27781 
                          'period' => 1,
27782 
                          'port_id' => 4,
27783 
                          'simulinkName' => 'USER_LOGIC/FIFO_rd_pempty',
27784 
                          'source_block' => 'USER_LOGIC',
27785 
                          'timingConstraint' => 'none',
27786 
                          'type' => 'Bool',
27787 
                        },
27788 
                        'direction' => 'in',
27789 
                        'hdlType' => 'std_logic',
27790 
                        'width' => 1,
27791 
                      },
27792 
                      'fifo_rd_valid' => {
27793 
                        'attributes' => {
27794 
                          'bin_pt' => 0,
27795 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_valid.dat',
27796 
                          'is_floating_block' => 1,
27797 
                          'is_gateway_port' => 1,
27798 
                          'must_be_hdl_vector' => 1,
27799 
                          'period' => 1,
27800 
                          'port_id' => 5,
27801 
                          'simulinkName' => 'USER_LOGIC/FIFO_rd_valid',
27802 
                          'source_block' => 'USER_LOGIC',
27803 
                          'timingConstraint' => 'none',
27804 
                          'type' => 'Bool',
27805 
                        },
27806 
                        'direction' => 'in',
27807 
                        'hdlType' => 'std_logic',
27808 
                        'width' => 1,
27809 
                      },
27810 
                      'fifo_wr_count_x0' => {
27811 
                        'attributes' => {
27812 
                          'bin_pt' => 0,
27813 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_count.dat',
27814 
                          'is_floating_block' => 1,
27815 
                          'is_gateway_port' => 1,
27816 
                          'must_be_hdl_vector' => 1,
27817 
                          'period' => 1,
27818 
                          'port_id' => 6,
27819 
                          'simulinkName' => 'USER_LOGIC/FIFO_wr_count',
27820 
                          'source_block' => 'USER_LOGIC',
27821 
                          'timingConstraint' => 'none',
27822 
                          'type' => 'UFix_15_0',
27823 
                        },
27824 
                        'direction' => 'in',
27825 
                        'hdlType' => 'std_logic_vector(14 downto 0)',
27826 
                        'width' => 15,
27827 
                      },
27828 
                      'fifo_wr_din' => {
27829 
                        'attributes' => {
27830 
                          'bin_pt' => 0,
27831 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_din.dat',
27832 
                          'is_floating_block' => 1,
27833 
                          'is_gateway_port' => 1,
27834 
                          'must_be_hdl_vector' => 1,
27835 
                          'period' => 1,
27836 
                          'port_id' => 22,
27837 
                          'simulinkName' => 'USER_LOGIC/FIFO_wr_din',
27838 
                          'source_block' => 'USER_LOGIC',
27839 
                          'timingConstraint' => 'none',
27840 
                          'type' => 'UFix_72_0',
27841 
                        },
27842 
                        'direction' => 'out',
27843 
                        'hdlType' => 'std_logic_vector(71 downto 0)',
27844 
                        'width' => 72,
27845 
                      },
27846 
                      'fifo_wr_en_x0' => {
27847 
                        'attributes' => {
27848 
                          'bin_pt' => 0,
27849 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_en.dat',
27850 
                          'is_floating_block' => 1,
27851 
                          'is_gateway_port' => 1,
27852 
                          'must_be_hdl_vector' => 1,
27853 
                          'period' => 1,
27854 
                          'port_id' => 5,
27855 
                          'simulinkName' => 'USER_LOGIC/FIFO_wr_en',
27856 
                          'source_block' => 'USER_LOGIC',
27857 
                          'timingConstraint' => 'none',
27858 
                          'type' => 'Bool',
27859 
                        },
27860 
                        'direction' => 'out',
27861 
                        'hdlType' => 'std_logic',
27862 
                        'width' => 1,
27863 
                      },
27864 
                      'fifo_wr_full_x0' => {
27865 
                        'attributes' => {
27866 
                          'bin_pt' => 0,
27867 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_full.dat',
27868 
                          'is_floating_block' => 1,
27869 
                          'is_gateway_port' => 1,
27870 
                          'must_be_hdl_vector' => 1,
27871 
                          'period' => 1,
27872 
                          'port_id' => 7,
27873 
                          'simulinkName' => 'USER_LOGIC/FIFO_wr_full',
27874 
                          'source_block' => 'USER_LOGIC',
27875 
                          'timingConstraint' => 'none',
27876 
                          'type' => 'Bool',
27877 
                        },
27878 
                        'direction' => 'in',
27879 
                        'hdlType' => 'std_logic',
27880 
                        'width' => 1,
27881 
                      },
27882 
                      'fifo_wr_pfull_x0' => {
27883 
                        'attributes' => {
27884 
                          'bin_pt' => 0,
27885 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_pfull.dat',
27886 
                          'is_floating_block' => 1,
27887 
                          'is_gateway_port' => 1,
27888 
                          'must_be_hdl_vector' => 1,
27889 
                          'period' => 1,
27890 
                          'port_id' => 8,
27891 
                          'simulinkName' => 'USER_LOGIC/FIFO_wr_pfull',
27892 
                          'source_block' => 'USER_LOGIC',
27893 
                          'timingConstraint' => 'none',
27894 
                          'type' => 'Bool',
27895 
                        },
27896 
                        'direction' => 'in',
27897 
                        'hdlType' => 'std_logic',
27898 
                        'width' => 1,
27899 
                      },
27900 
                      'rst_i' => {
27901 
                        'attributes' => {
27902 
                          'bin_pt' => 0,
27903 
                          'inputFile' => 'pcie_userlogic_00_user_logic_rst_i.dat',
27904 
                          'is_floating_block' => 1,
27905 
                          'is_gateway_port' => 1,
27906 
                          'must_be_hdl_vector' => 1,
27907 
                          'period' => 1,
27908 
                          'port_id' => 37,
27909 
                          'simulinkName' => 'USER_LOGIC/rst_i',
27910 
                          'source_block' => 'USER_LOGIC',
27911 
                          'timingConstraint' => 'none',
27912 
                          'type' => 'Bool',
27913 
                        },
27914 
                        'direction' => 'in',
27915 
                        'hdlType' => 'std_logic',
27916 
                        'width' => 1,
27917 
                      },
27918 
                      'rst_o' => {
27919 
                        'attributes' => {
27920 
                          'bin_pt' => 0,
27921 
                          'inputFile' => 'pcie_userlogic_00_user_logic_rst_o.dat',
27922 
                          'is_floating_block' => 1,
27923 
                          'is_gateway_port' => 1,
27924 
                          'must_be_hdl_vector' => 1,
27925 
                          'period' => 1,
27926 
                          'port_id' => 19,
27927 
                          'simulinkName' => 'USER_LOGIC/rst_o',
27928 
                          'source_block' => 'USER_LOGIC',
27929 
                          'timingConstraint' => 'none',
27930 
                          'type' => 'Bool',
27931 
                        },
27932 
                        'direction' => 'out',
27933 
                        'hdlType' => 'std_logic',
27934 
                        'width' => 1,
27935 
                      },
27936 
                      'user_int_1o' => {
27937 
                        'attributes' => {
27938 
                          'bin_pt' => 0,
27939 
                          'inputFile' => 'pcie_userlogic_00_user_logic_user_int_1o.dat',
27940 
                          'is_floating_block' => 1,
27941 
                          'is_gateway_port' => 1,
27942 
                          'must_be_hdl_vector' => 1,
27943 
                          'period' => 1,
27944 
                          'port_id' => 20,
27945 
                          'simulinkName' => 'USER_LOGIC/user_int_1o',
27946 
                          'source_block' => 'USER_LOGIC',
27947 
                          'timingConstraint' => 'none',
27948 
                          'type' => 'Bool',
27949 
                        },
27950 
                        'direction' => 'out',
27951 
                        'hdlType' => 'std_logic',
27952 
                        'width' => 1,
27953 
                      },
27954 
                      'user_int_2o' => {
27955 
                        'attributes' => {
27956 
                          'bin_pt' => 0,
27957 
                          'inputFile' => 'pcie_userlogic_00_user_logic_user_int_2o.dat',
27958 
                          'is_floating_block' => 1,
27959 
                          'is_gateway_port' => 1,
27960 
                          'must_be_hdl_vector' => 1,
27961 
                          'period' => 1,
27962 
                          'port_id' => 30,
27963 
                          'simulinkName' => 'USER_LOGIC/user_int_2o',
27964 
                          'source_block' => 'USER_LOGIC',
27965 
                          'timingConstraint' => 'none',
27966 
                          'type' => 'Bool',
27967 
                        },
27968 
                        'direction' => 'out',
27969 
                        'hdlType' => 'std_logic',
27970 
                        'width' => 1,
27971 
                      },
27972 
                      'user_int_3o' => {
27973 
                        'attributes' => {
27974 
                          'bin_pt' => 0,
27975 
                          'inputFile' => 'pcie_userlogic_00_user_logic_user_int_3o.dat',
27976 
                          'is_floating_block' => 1,
27977 
                          'is_gateway_port' => 1,
27978 
                          'must_be_hdl_vector' => 1,
27979 
                          'period' => 1,
27980 
                          'port_id' => 25,
27981 
                          'simulinkName' => 'USER_LOGIC/user_int_3o',
27982 
                          'source_block' => 'USER_LOGIC',
27983 
                          'timingConstraint' => 'none',
27984 
                          'type' => 'Bool',
27985 
                        },
27986 
                        'direction' => 'out',
27987 
                        'hdlType' => 'std_logic',
27988 
                        'width' => 1,
27989 
                      },
27990 
                    },
27991 
                  },
27992 
                  'entityName' => 'user_logic',
27993 
                },
27994 
              },
27995 
            },
27996 
            'entityName' => 'user_logic_cw',
27997 
          },
27998 
        },
27999 
      },
28000 
      'entityName' => 'PCIe_UserLogic_00',
28001 
    },
28002 
  },
28003 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.