OpenCores
URL https://opencores.org/ocsvn/plb2wbbridge/plb2wbbridge/trunk

Subversion Repositories plb2wbbridge

[/] [plb2wbbridge/] [trunk/] [systems/] [test_system_sim/] [wb_retries/] [system.mhs] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 feddischso
 
2
# ##############################################################################
3
# Created by Base System Builder Wizard for Xilinx EDK 11.4 Build EDK_LS4.68
4
# Fri Mar  5 18:02:26 2010
5
# Target Board:  Xilinx Virtex 5 ML501 Evaluation Platform Rev 1
6
# Family:    virtex5
7
# Device:    xc5vlx50
8
# Package:   ff676
9
# Speed Grade:  -1
10
# Processor number: 1
11
# Processor 1: microblaze_0
12
# System clock frequency: 125.0
13
# Debug Interface: On-Chip HW Debug Module
14
# ##############################################################################
15
 PARAMETER VERSION = 2.1.0
16
 
17
 
18
 PORT sys_clk_pin = clk_100MHz, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
19
 PORT sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1
20
 PORT to_synch_in_pin = synch_in, DIR = I, VEC = [0:31]
21
 PORT from_synch_out_pin = synch_out, DIR = O, VEC = [0:31]
22
 PORT wb_clk_pin = wb_clk, DIR = I, SIGIS = CLK
23
 PORT wb_rst_pin = wb_rst, DIR = I, SIGIS = RST
24
 
25
 
26
BEGIN plb_v46
27
 PARAMETER INSTANCE = mb_plb
28
 PARAMETER HW_VER = 1.04.a
29
 PARAMETER C_EXT_RESET_HIGH = 1
30
 PARAMETER C_DCR_INTFCE = 1
31
 PARAMETER C_BASEADDR = 0b0000000000
32
 PARAMETER C_HIGHADDR = 0b1111111111
33
 PORT PLB_Clk = clk_100MHz
34
 PORT SYS_Rst = sys_rst_s
35
END
36
 
37
BEGIN plbv46_master_bfm
38
 PARAMETER INSTANCE = plb_bfm_master_32
39
 PARAMETER HW_VER = 1.00.a
40
 PARAMETER PLB_MASTER_SIZE = 0b10
41
 PARAMETER PLB_MASTER_NUM = 0b0000
42
 PARAMETER C_MPLB_NATIVE_DWIDTH = 128
43
 PARAMETER PLB_MASTER_ADDR_HI_0 = 0xffffffff
44
 BUS_INTERFACE MPLB = mb_plb
45
 PORT SYNCH_OUT = bfm_synch_out_0
46
 PORT SYNCH_IN = synch_in
47
END
48
 
49
BEGIN plbv46_monitor_bfm
50
 PARAMETER INSTANCE = plb_bfm_monitor
51
 PARAMETER HW_VER = 1.00.a
52
 BUS_INTERFACE MON_PLB = mb_plb
53
 PORT SYNCH_OUT = bfm_synch_out_3
54
 PORT SYNCH_IN = synch_in
55
END
56
 
57
BEGIN bfm_synch
58
 PARAMETER INSTANCE = plb_bfm_synch
59
 PARAMETER HW_VER = 1.00.a
60
 PARAMETER C_NUM_SYNCH = 2
61
 PORT TO_SYNCH_IN = synch_out
62
 PORT FROM_SYNCH_OUT = bfm_synch_out_0 & bfm_synch_out_3
63
END
64
 
65
BEGIN plb2wb_bridge
66
 PARAMETER INSTANCE = plb2wb_bridge_0
67
 PARAMETER HW_VER = 1.00.a
68
 PARAMETER C_BASEADDR = 0xf0000000
69
 PARAMETER C_HIGHADDR = 0xf7ffffff
70
 PARAMETER WB_ADR_OFFSET = 0xf0000000
71
 PARAMETER WB_ADR_OFFSET_NEG = 1
72
 PARAMETER SYNCHRONY = false
73
 PARAMETER WB_PIC_INTS = 1
74
 BUS_INTERFACE SPLB = mb_plb
75
 BUS_INTERFACE MWB = wb_conbus_0
76
 PORT SPLB_Clk = clk_100MHz
77
 PORT wb_clk_i = wb_clk
78
 PORT wb_rst_i = wb_rst
79
 PORT wb_pic_int_i = net_gnd
80
END
81
 
82
BEGIN wb_conbus
83
 PARAMETER INSTANCE = wb_conbus_0
84
 PARAMETER HW_VER = 1.00.a
85
 PARAMETER wb_s0_addr = 0x00
86
 PARAMETER wb_s27_addr_w = 8
87
 PARAMETER wb_s1_addr = 0x01
88
 PARAMETER wb_s2_addr = 0x02
89
 PARAMETER wb_s3_addr = 0x03
90
 PARAMETER wb_s4_addr = 0x04
91
 PARAMETER wb_s5_addr = 0x05
92
 PARAMETER wb_s6_addr = 0x06
93
 PARAMETER wb_s7_addr = 0x07
94
 PARAMETER wb_s0_addr_w = 8
95
 PARAMETER wb_s1_addr_w = 8
96
 PORT wb_rst_i = wb_rst
97
 PORT wb_clk_i = wb_clk
98
END
99
 
100
BEGIN testram
101
 PARAMETER INSTANCE = onchip_ram_0
102
 PARAMETER HW_VER = 1.00.a
103
 PARAMETER RD_DELAY = 0
104
 PARAMETER WR_DELAY = 0
105
 PARAMETER WITH_ERR_OR_RTY = 0b10
106
 PARAMETER ERR_RTY_INTERVAL = 5
107
 BUS_INTERFACE SWB = wb_conbus_0
108
 PORT wb_rst_i = wb_rst
109
 PORT wb_clk_i = wb_clk
110
END
111
 
112
BEGIN testram
113
 PARAMETER INSTANCE = onchip_ram_1
114
 PARAMETER HW_VER = 1.00.a
115
 PARAMETER RD_DELAY = 1
116
 PARAMETER WR_DELAY = 1
117
 PARAMETER WITH_ERR_OR_RTY = 0b10
118
 PARAMETER ERR_RTY_INTERVAL = 2
119
 BUS_INTERFACE SWB = wb_conbus_0
120
 PORT wb_clk_i = wb_clk
121
 PORT wb_rst_i = wb_rst
122
END
123
 
124
BEGIN testram
125
 PARAMETER INSTANCE = onchip_ram_2
126
 PARAMETER HW_VER = 1.00.a
127
 PARAMETER RD_DELAY = 5
128
 PARAMETER WR_DELAY = 5
129
 PARAMETER WITH_ERR_OR_RTY = 0b10
130
 PARAMETER ERR_RTY_INTERVAL = 3
131
 BUS_INTERFACE SWB = wb_conbus_0
132
 PORT wb_clk_i = wb_clk
133
 PORT wb_rst_i = wb_rst
134
END
135
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.