OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [cpu_sysc_plugin/] [cpu_riscv_rtl.cpp] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sergeykhbr
/**
2
 * @file
3
 * @copyright  Copyright 2016 GNSS Sensor Ltd. All right reserved.
4
 * @author     Sergey Khabarov - sergeykhbr@gmail.com
5
 * @brief      CPU synthesizable SystemC class declaration.
6
 */
7
 
8
#include "api_core.h"
9
#include "cpu_riscv_rtl.h"
10
 
11
namespace debugger {
12
 
13
CpuRiscV_RTL::CpuRiscV_RTL(const char *name)
14
    : IService(name), IHap(HAP_ConfigDone) {
15
    registerInterface(static_cast<IThread *>(this));
16
    registerInterface(static_cast<IClock *>(this));
17
    registerInterface(static_cast<IHap *>(this));
18
    registerAttribute("Bus", &bus_);
19
    registerAttribute("FreqHz", &freqHz_);
20
    registerAttribute("InVcdFile", &InVcdFile_);
21
    registerAttribute("OutVcdFile", &OutVcdFile_);
22
    registerAttribute("GenerateRef", &GenerateRef_);
23
 
24
    bus_.make_string("");
25
    freqHz_.make_uint64(1);
26
    InVcdFile_.make_string("");
27
    OutVcdFile_.make_string("");
28
    GenerateRef_.make_boolean(false);
29
    RISCV_event_create(&config_done_, "riscv_sysc_config_done");
30
    RISCV_register_hap(static_cast<IHap *>(this));
31
 
32
    createSystemC();
33
}
34
 
35
CpuRiscV_RTL::~CpuRiscV_RTL() {
36
    deleteSystemC();
37
    RISCV_event_close(&config_done_);
38
}
39
 
40
void CpuRiscV_RTL::postinitService() {
41
    ibus_ = static_cast<IBus *>(
42
       RISCV_get_service_iface(bus_.to_string(), IFACE_BUS));
43
 
44
    if (!ibus_) {
45
        RISCV_error("Bus interface '%s' not found",
46
                    bus_.to_string());
47
        return;
48
    }
49
 
50
    if (InVcdFile_.size()) {
51
        i_vcd_ = sc_create_vcd_trace_file(InVcdFile_.to_string());
52
        i_vcd_->set_time_unit(1, SC_PS);
53
    } else {
54
        i_vcd_ = 0;
55
    }
56
 
57
    if (OutVcdFile_.size()) {
58
        o_vcd_ = sc_create_vcd_trace_file(OutVcdFile_.to_string());
59
        o_vcd_->set_time_unit(1, SC_PS);
60
    } else {
61
        o_vcd_ = 0;
62
    }
63
 
64
    wrapper_->setBus(ibus_);
65
    wrapper_->setClockHz(freqHz_.to_int());
66
    wrapper_->generateRef(GenerateRef_.to_bool());
67
    wrapper_->generateVCD(i_vcd_, o_vcd_);
68
    top_->generateRef(GenerateRef_.to_bool());
69
    top_->generateVCD(i_vcd_, o_vcd_);
70
 
71
    if (!run()) {
72
        RISCV_error("Can't create thread.", NULL);
73
        return;
74
    }
75
}
76
 
77
void CpuRiscV_RTL::createSystemC() {
78
    sc_set_default_time_unit(1, SC_NS);
79
 
80
    /** Create all objects, then initilize SystemC context: */
81
    wrapper_ = new RtlWrapper(static_cast<IService *>(this), "wrapper");
82
    registerInterface(static_cast<ICpuRiscV *>(wrapper_));
83
    w_clk = wrapper_->o_clk;
84
    wrapper_->o_nrst(w_nrst);
85
    wrapper_->i_time(wb_time);
86
    wrapper_->o_req_mem_ready(w_req_mem_ready);
87
    wrapper_->i_req_mem_valid(w_req_mem_valid);
88
    wrapper_->i_req_mem_write(w_req_mem_write);
89
    wrapper_->i_req_mem_addr(wb_req_mem_addr);
90
    wrapper_->i_req_mem_strob(wb_req_mem_strob);
91
    wrapper_->i_req_mem_data(wb_req_mem_data);
92
    wrapper_->o_resp_mem_data_valid(w_resp_mem_data_valid);
93
    wrapper_->o_resp_mem_data(wb_resp_mem_data);
94
    wrapper_->o_interrupt(w_interrupt);
95
    wrapper_->o_dport_valid(w_dport_valid);
96
    wrapper_->o_dport_write(w_dport_write);
97
    wrapper_->o_dport_region(wb_dport_region);
98
    wrapper_->o_dport_addr(wb_dport_addr);
99
    wrapper_->o_dport_wdata(wb_dport_wdata);
100
    wrapper_->i_dport_ready(w_dport_ready);
101
    wrapper_->i_dport_rdata(wb_dport_rdata);
102
 
103
    top_ = new RiverTop("top");
104
    top_->i_clk(wrapper_->o_clk);
105
    top_->i_nrst(w_nrst);
106
    top_->i_req_mem_ready(w_req_mem_ready);
107
    top_->o_req_mem_valid(w_req_mem_valid);
108
    top_->o_req_mem_write(w_req_mem_write);
109
    top_->o_req_mem_addr(wb_req_mem_addr);
110
    top_->o_req_mem_strob(wb_req_mem_strob);
111
    top_->o_req_mem_data(wb_req_mem_data);
112
    top_->i_resp_mem_data_valid(w_resp_mem_data_valid);
113
    top_->i_resp_mem_data(wb_resp_mem_data);
114
    top_->i_ext_irq(w_interrupt);
115
    top_->o_time(wb_time);
116
    top_->i_dport_valid(w_dport_valid);
117
    top_->i_dport_write(w_dport_write);
118
    top_->i_dport_region(wb_dport_region);
119
    top_->i_dport_addr(wb_dport_addr);
120
    top_->i_dport_wdata(wb_dport_wdata);
121
    top_->o_dport_ready(w_dport_ready);
122
    top_->o_dport_rdata(wb_dport_rdata);
123
 
124
    sc_start(0, SC_NS);
125
}
126
 
127
void CpuRiscV_RTL::deleteSystemC() {
128
    delete wrapper_;
129
    delete top_;
130
}
131
 
132
void CpuRiscV_RTL::hapTriggered(IFace *isrc, EHapType type,
133
                                const char *descr) {
134
    RISCV_event_set(&config_done_);
135
}
136
 
137
void CpuRiscV_RTL::stop() {
138
    sc_stop();
139
    IThread::stop();
140
}
141
 
142
void CpuRiscV_RTL::busyLoop() {
143
    RISCV_event_wait(&config_done_);
144
 
145
    sc_start();
146
 
147
    if (i_vcd_) {
148
        sc_close_vcd_trace_file(i_vcd_);
149
    }
150
    if (o_vcd_) {
151
        sc_close_vcd_trace_file(o_vcd_);
152
    }
153
}
154
 
155
}  // namespace debugger
156
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.