OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [cpu_sysc_plugin/] [riverlib/] [core/] [arith/] [shift.h] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sergeykhbr
/**
2
 * @file
3
 * @copyright  Copyright 2016 GNSS Sensor Ltd. All right reserved.
4
 * @author     Sergey Khabarov - sergeykhbr@gmail.com
5
 * @brief      Left/Right shifter arithmetic/logic 32/64 bits.
6
 *
7
 * @details    Vivado synthesizer (2016.2) doesn't support shift
8
 *             from dynamic value, so implement this mux.
9
 */
10
 
11
#ifndef __DEBUGGER_RIVERLIB_RSHIFT_H__
12
#define __DEBUGGER_RIVERLIB_RSHIFT_H__
13
 
14
#include <systemc.h>
15
#include "../../river_cfg.h"
16
 
17
namespace debugger {
18
 
19
SC_MODULE(Shifter) {
20
    sc_in<sc_uint<RISCV_ARCH>> i_a1;      // Operand 1
21
    sc_in<sc_uint<6>> i_a2;               // Shift bits number
22
    sc_out<sc_uint<RISCV_ARCH>> o_sll;   // Logical shift left 64-bits operand
23
    sc_out<sc_uint<RISCV_ARCH>> o_sllw;  // Logical shift left 32-bits operand
24
    sc_out<sc_uint<RISCV_ARCH>> o_srl;    // Logical shift 64 bits
25
    sc_out<sc_uint<RISCV_ARCH>> o_sra;    // Arith. shift 64 bits
26
    sc_out<sc_uint<RISCV_ARCH>> o_srlw;   // Logical shift 32 bits
27
    sc_out<sc_uint<RISCV_ARCH>> o_sraw;   // Arith. shift 32 bits
28
 
29
    void comb();
30
 
31
    SC_HAS_PROCESS(Shifter);
32
 
33
    Shifter(sc_module_name name_);
34
 
35
    void generateVCD(sc_trace_file *i_vcd, sc_trace_file *o_vcd);
36
 
37
private:
38
};
39
 
40
 
41
}  // namespace debugger
42
 
43
#endif  // __DEBUGGER_RIVERLIB_RSHIFT_H__

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.