OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [libdbg64g/] [services/] [exec/] [cmd/] [cmd_busutil.h] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sergeykhbr
/**
2
 * @file
3
 * @copyright  Copyright 2016 GNSS Sensor Ltd. All right reserved.
4
 * @author     Sergey Khabarov - sergeykhbr@gmail.com
5
 * @brief      Bus utilization computation
6
 *
7
 * @details    Read CPU dport registers: clock counter and per
8
 *             master counters with read/write transactions to compute
9
 *             utilization characteristic.
10
 */
11
 
12
#ifndef __DEBUGGER_CMD_BUSUTIL_H__
13
#define __DEBUGGER_CMD_BUSUTIL_H__
14
 
15
#include "api_core.h"
16
#include "coreservices/itap.h"
17
#include "coreservices/isocinfo.h"
18
#include "coreservices/icommand.h"
19
 
20
namespace debugger {
21
 
22
class CmdBusUtil : public ICommand  {
23
public:
24
    explicit CmdBusUtil(ITap *tap, ISocInfo *info);
25
 
26
    /** ICommand */
27
    virtual bool isValid(AttributeType *args);
28
    virtual void exec(AttributeType *args, AttributeType *res);
29
 
30
private:
31
    uint64_t clock_cnt_z_;
32
    DsuMapType::local_regs_type::local_region_type::mst_bus_util_type
33
        bus_util_z_[32];
34
};
35
 
36
}  // namespace debugger
37
 
38
#endif  // __DEBUGGER_CMD_BUSUTIL_H__

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.