OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [libdbg64g/] [services/] [exec/] [cmd/] [cmd_reset.cpp] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 sergeykhbr
/**
2
 * @file
3
 * @copyright  Copyright 2016 GNSS Sensor Ltd. All right reserved.
4
 * @author     Sergey Khabarov - sergeykhbr@gmail.com
5
 * @brief      Reset, Un-reset or Reboot target command.
6
 */
7
 
8
#include "iservice.h"
9
#include "cmd_reset.h"
10
 
11
namespace debugger {
12
 
13
CmdReset::CmdReset(ITap *tap, ISocInfo *info)
14
    : ICommand ("reset", tap, info) {
15
 
16
    briefDescr_.make_string("Reset, Un-reset or Reboot target");
17
    detailedDescr_.make_string(
18
        "Description:\n"
19
        "    Reset, Un-reset or Reboot target.\n"
20
        "Warning:\n"
21
        "    When reset is HIGH CPU debug port is resetting also and cannot\n"
22
        "    response on debugger requests.\n"
23
        "Example:\n"
24
        "    reset\n"
25
        "    reset 1\n"
26
        "    reset 0\n");
27
}
28
 
29
bool CmdReset::isValid(AttributeType *args) {
30
    if ((*args)[0u].is_equal("reset") && args->size() <= 2) {
31
        return CMD_VALID;
32
    }
33
    return CMD_INVALID;
34
}
35
 
36
void CmdReset::exec(AttributeType *args, AttributeType *res) {
37
    res->make_nil();
38
    if (!isValid(args)) {
39
        generateError(res, "Wrong argument list");
40
        return;
41
    }
42
 
43
    Reg64Type rst;
44
    DsuMapType *dsu = info_->getpDsu();
45
    uint64_t sw_rst_addr =
46
           reinterpret_cast<uint64_t>(&dsu->ulocal.v.soft_reset);
47
 
48
    if (args->size() == 2) {
49
        rst.val = (*args)[1].to_uint64();
50
        tap_->write(sw_rst_addr, 8, rst.buf);
51
    } else {
52
        // Reboot
53
        rst.val = 1;
54
        tap_->write(sw_rst_addr, 8, rst.buf);
55
        RISCV_sleep_ms(10);
56
        rst.val = 0;
57
        tap_->write(sw_rst_addr, 8, rst.buf);
58
    }
59
}
60
 
61
 
62
}  // namespace debugger

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.