OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [socsim_plugin/] [boardsim.cpp] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sergeykhbr
/**
2
 * @file
3
 * @copyright  Copyright 2016 GNSS Sensor Ltd. All right reserved.
4
 * @author     Sergey Khabarov - sergeykhbr@gmail.com
5
 * @brief      Simulator of the FPGA board with Ethernet UDP/EDCL interface.
6
 */
7
 
8
#include "api_core.h"
9
#include "boardsim.h"
10
 
11
namespace debugger {
12
 
13
BoardSim::BoardSim(const char *name)  : IService(name) {
14
    registerInterface(static_cast<IBoardSim *>(this));
15
}
16
 
17
void BoardSim::postinitService() {
18
}
19
 
20
}  // namespace debugger
21
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.