OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [targets/] [fpga_gui.json] - Blame information for rev 3

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 sergeykhbr
{
2
  'GlobalSettings':{
3
    'SimEnable':false,
4
    'GUI':true,
5
    'ScriptFile':'',
6
    'Description':'This configuration instantiates functional RISC-V model'
7
  },
8
  'Services':[
9
    {'Class':'GuiPluginClass','Instances':[
10
                {'Name':'gui0','Attr':[
11
                ['LogLevel',4],
12
                ['WidgetsConfig',{
13
                  'Serial':'port1',
14
                  'AutoComplete':'autocmd0',
15
                  'SocInfo':'info0',
16
                  'PollingMs':250,
17
                  'EventsLoopMs':10
18
                }],
19
                ['SocInfo','info0'],
20
                ['CommandExecutor','cmdexec0']
21
                ]}]},
22
    {'Class':'EdclServiceClass','Instances':[
23
          {'Name':'edcltap','Attr':[
24
                ['LogLevel',1],
25
                ['Transport','udpedcl'],
26
                ['seq_cnt',0]]}]},
27
    {'Class':'UdpServiceClass','Instances':[
28
          {'Name':'udpedcl','Attr':[
29
                ['LogLevel',1],
30
                ['Timeout',0x3e8],
31
                ['HostIP','192.168.0.53'],
32
                ['BoardIP','192.168.0.51']]}]},
33
    {'Class':'ComPortServiceClass','Instances':[
34
          {'Name':'port1','Attr':[
35
                ['LogLevel',2],
36
                ['Enable',true],
37
                ['UartSim',''],
38
                ['LogFile','uart0.log'],
39
                ['ComPortName','COM3'],
40
                ['ComPortSpeed',115200]]}]},
41
    {'Class':'ElfReaderServiceClass','Instances':[
42
          {'Name':'loader0','Attr':[
43
                ['LogLevel',4]]}]},
44
    {'Class':'ConsoleServiceClass','Instances':[
45
          {'Name':'console0','Attr':[
46
                ['LogLevel',4],
47
                ['Enable',true],
48
                ['StepQueue','core0'],
49
                ['AutoComplete','autocmd0'],
50
                ['CommandExecutor','cmdexec0'],
51
                ['DefaultLogFile','default.log'],
52
                ['Signals','gpio0'],
53
                ['InputPort','port1']]}]},
54
    {'Class':'AutoCompleterClass','Instances':[
55
          {'Name':'autocmd0','Attr':[
56
                ['LogLevel',4],
57
                ['SocInfo','info0']
58
                ['HistorySize',64],
59
                ['History',[
60
                     'csr MCPUID',
61
                     'csr MTIME',
62
                     'read 0xfffff004 128',
63
                     'loadelf helloworld'
64
                     ]]
65
                ]}]},
66
    {'Class':'CmdExecutorClass','Instances':[
67
          {'Name':'cmdexec0','Attr':[
68
                ['LogLevel',4],
69
                ['Tap','edcltap'],
70
                ['SocInfo','info0']
71
                ]}]},
72
    {'Class':'SocInfoClass','Instances':[
73
          {'Name':'info0','Attr':[
74
                ['LogLevel',4],
75
                ['PnpBaseAddress',0xFFFFF000],
76
                ['GpioBaseAddress',0x80000000],
77
                ['DsuBaseAddress',0x80080000],
78
                ['ListRegs',[['zero',8,0],['ra',8,1],['sp',8,2],['gp',8,3],
79
                            ['tp',8,4],['t0',8,5],['t1',8,6],['t2',8,7],
80
                            ['s0',8,8],['s1',8,9],['a0',8,10],['a1',8,11],
81
                            ['a2',8,12],['a3',8,13],['a4',8,14],['a5',8,15],
82
                            ['a6',8,16],['a7',8,17],['s2',8,18],['s3',8,19],
83
                            ['s4',8,20],['s5',8,21],['s6',8,22],['s7',8,23],
84
                            ['s8',8,24],['s9',8,25],['s10',8,26],['s11',8,27],
85
                            ['t3',8,28],['t4',8,29],['t5',8,30],['t6',8,31],
86
                            ['pc',8,32,'Instruction Pointer'],
87
                            ['npc',8,33,'Next IP']]],
88
                ['ListCSR',[
89
                    ['MISA',8,0xf10,'Architecture and supported set of instructions'],
90
                    ['MVENDORID',8,0xf11,'Vecndor ID'],
91
                    ['MARCHID',8,0xf12,'Architecture ID'],
92
                    ['MIMPLEMENTATIONID',8,0xf13,'Implementation ID'],
93
                    ['MHARTID',8,0xf14,'Thread ID'],
94
                    ['MTIME',8,0x701,'Machine wall-clock time.'],
95
                    ['MSTATUS',8,0x300,'Machine mode status register.'],
96
                    ['MIE',8,0x304,'Machine interrupt enable register.'],
97
                    ['MTVEC',8,0x305,'Machine mode trap vector register.'],
98
                    ['MSCRATCH',8,0x340,'Machine mode scratch register.'],
99
                    ['MEPC',8,0x341,'Machine exception program counter'],
100
                    ['MCAUSE',8,0x342,'Machine cause trap register'],
101
                    ['MBADADDR',8,0x343,'Machine mode bad address register'],
102
                    ['MIP',8,0x344,'Machine mode interrupt pending bits register']
103
                    ]]]}]},
104
    {'Class':'SourceServiceClass','Instances':[
105
          {'Name':'src0','Attr':[
106
                ['LogLevel',4]]}]},
107
    {'Class':'SimplePluginClass','Instances':[
108
          {'Name':'example0','Attr':[
109
                ['LogLevel',4],
110
                ['attr1','This is test attr value']]}]},
111
  ]
112
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.