OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [targets/] [sysc_river_gui.json] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 sergeykhbr
{
2
  'GlobalSettings':{
3
    'SimEnable':true,
4
    'GUI':true,
5
    'ScriptFile':'',
6
    'Description':'This configuration creates SystemC instance of CPU RIVER instead functional model'
7
  },
8
  'Services':[
9
    {'Class':'GuiPluginClass','Instances':[
10
                {'Name':'gui0','Attr':[
11
                ['LogLevel',4],
12
                ['WidgetsConfig',{
13
                  'Serial':'port1',
14
                  'AutoComplete':'autocmd0',
15
                  'SocInfo':'info0',
16
                  'PollingMs':250,
17 4 sergeykhbr
                  'EventsLoopMs':10,
18
                  'RegsViewWidget':{
19
                     'RegList':[['ra', 's0',  'a0'],
20
                                ['sp', 's1',  'a1'],
21
                                ['gp', 's2',  'a2'],
22
                                ['tp', 's3',  'a3'],
23
                                [''  , 's4',  'a4'],
24
                                ['t0', 's5',  'a5'],
25
                                ['t1', 's6',  'a6'],
26
                                ['t2', 's7',  'a7'],
27
                                ['t3', 's8',  ''],
28
                                ['t4', 's9',  ''],
29
                                ['t5', 's10', 'pc'],
30
                                ['t6', 's11', 'npc']],
31
                     'RegWidthBytes':8,
32
                  }
33 3 sergeykhbr
                }],
34
                ['SocInfo','info0'],
35
                ['CommandExecutor','cmdexec0']
36
                ]}]},
37
    {'Class':'EdclServiceClass','Instances':[
38
          {'Name':'edcltap','Attr':[
39
                ['LogLevel',1],
40
                ['Transport','udpedcl'],
41
                ['seq_cnt',0]]}]},
42
    {'Class':'UdpServiceClass','Instances':[
43
          {'Name':'udpboard','Attr':[
44
                ['LogLevel',1],
45
                ['Timeout',0x190]]},
46
          {'Name':'udpedcl','Attr':[
47
                ['LogLevel',1],
48
                ['Timeout',0x3e8],
49
                ['HostIP','192.168.0.53'],
50
                ['BoardIP','192.168.0.51']]}]},
51
    {'Class':'ComPortServiceClass','Instances':[
52
          {'Name':'port1','Attr':[
53
                ['LogLevel',2],
54
                ['Enable',true],
55
                ['UartSim','uart0'],
56
                ['ComPortName','COM3'],
57
                ['ComPortSpeed',115200]]}]},
58
    {'Class':'ElfReaderServiceClass','Instances':[
59
          {'Name':'loader0','Attr':[
60 4 sergeykhbr
                ['LogLevel',4],
61
                ['SourceProc','src0']]}]},
62 3 sergeykhbr
    {'Class':'ConsoleServiceClass','Instances':[
63
          {'Name':'console0','Attr':[
64
                ['LogLevel',4],
65
                ['Enable',true],
66
                ['StepQueue','core0'],
67
                ['AutoComplete','autocmd0'],
68
                ['CommandExecutor','cmdexec0'],
69
                ['DefaultLogFile','default.log'],
70
                ['Signals','gpio0'],
71
                ['InputPort','port1']]}]},
72
    {'Class':'AutoCompleterClass','Instances':[
73
          {'Name':'autocmd0','Attr':[
74
                ['LogLevel',4],
75
                ['SocInfo','info0']
76
                ['HistorySize',64],
77
                ['History',[
78
                     'csr MCPUID',
79
                     'csr MTIME',
80
                     'read 0xfffff004 128',
81
                     'loadelf helloworld'
82
                     ]]
83
                ]}]},
84
    {'Class':'CmdExecutorClass','Instances':[
85
          {'Name':'cmdexec0','Attr':[
86
                ['LogLevel',4],
87
                ['Tap','edcltap'],
88
                ['SocInfo','info0']
89
                ]}]},
90
    {'Class':'SocInfoClass','Instances':[
91
          {'Name':'info0','Attr':[
92
                ['LogLevel',4],
93
                ['PnpBaseAddress',0xFFFFF000],
94
                ['GpioBaseAddress',0x80000000],
95
                ['DsuBaseAddress',0x80080000],
96 4 sergeykhbr
                ['ListRegs',[['zero',8,0x08000],['ra',8,0x08008],['sp',8,0x08010],['gp',8,0x08018],
97
                            ['tp',8,0x08020],['t0',8,0x08028],['t1',8,0x08030],['t2',8,0x08038],
98
                            ['s0',8,0x08040],['s1',8,0x08048],['a0',8,0x08050],['a1',8,0x08058],
99
                            ['a2',8,0x08060],['a3',8,0x08068],['a4',8,0x08070],['a5',8,0x08078],
100
                            ['a6',8,0x08080],['a7',8,0x08088],['s2',8,0x08090],['s3',8,0x08098],
101
                            ['s4',8,0x080A0],['s5',8,0x080A8],['s6',8,0x080B0],['s7',8,0x080B8],
102
                            ['s8',8,0x080C0],['s9',8,0x080C8],['s10',8,0x080D0],['s11',8,0x080D8],
103
                            ['t3',8,0x080E0],['t4',8,0x080E8],['t5',8,0x080F0],['t6',8,0x080F8],
104
                            ['pc',8,0x08100,'Instruction Pointer'],
105
                            ['npc',8,0x08108,'Next IP']]],
106 3 sergeykhbr
                ['ListCSR',[
107
                    ['MISA',8,0xf10,'Architecture and supported set of instructions'],
108
                    ['MVENDORID',8,0xf11,'Vecndor ID'],
109
                    ['MARCHID',8,0xf12,'Architecture ID'],
110
                    ['MIMPLEMENTATIONID',8,0xf13,'Implementation ID'],
111
                    ['MHARTID',8,0xf14,'Thread ID'],
112
                    ['MTIME',8,0x701,'Machine wall-clock time.'],
113
                    ['MSTATUS',8,0x300,'Machine mode status register.'],
114
                    ['MIE',8,0x304,'Machine interrupt enable register.'],
115
                    ['MTVEC',8,0x305,'Machine mode trap vector register.'],
116
                    ['MSCRATCH',8,0x340,'Machine mode scratch register.'],
117
                    ['MEPC',8,0x341,'Machine exception program counter'],
118
                    ['MCAUSE',8,0x342,'Machine cause trap register'],
119
                    ['MBADADDR',8,0x343,'Machine mode bad address register'],
120
                    ['MIP',8,0x344,'Machine mode interrupt pending bits register']
121
                    ]]]}]},
122
    {'Class':'SimplePluginClass','Instances':[
123
          {'Name':'example0','Attr':[
124
                ['LogLevel',4],
125
                ['attr1','This is test attr value']]}]},
126 4 sergeykhbr
    {'Class':'RiscvSourceServiceClass','Instances':[
127 3 sergeykhbr
          {'Name':'src0','Attr':[
128
                ['LogLevel',4]]}]},
129
    {'Class':'GrethClass','Instances':[
130
          {'Name':'greth0','Attr':[
131
                ['LogLevel',1],
132
                ['BaseAddress',0x80040000],
133
                ['Length',0x40000],
134 4 sergeykhbr
                ['SysBusMasterID',2,'Hardcoded in VHDL'],
135 3 sergeykhbr
                ['IP',0x55667788],
136
                ['MAC',0xfeedface00],
137
                ['Bus','axi0'],
138
                ['Transport','udpboard']
139
                ]}]},
140
    {'Class':'CpuRiscV_RTLClass','Instances':[
141
          {'Name':'core0','Attr':[
142
                ['LogLevel',4],
143
                ['Bus','axi0'],
144
                ['GenerateRef',false,'Generate Registers/Memory access trace file to compare it with functional model'],
145
                ['InVcdFile','','Non empty string enables generation of stimulus VCD file'],
146
                ['OutVcdFile','','Non empty string enables VCD file with reference signals'],
147
                ['FreqHz',60000000]
148
                ]}]},
149
    {'Class':'MemorySimClass','Instances':[
150
          {'Name':'bootrom0','Attr':[
151
                ['LogLevel',1],
152 4 sergeykhbr
                ['InitFile','../../../examples/boot/linuxbuild/bin/bootimage.hex'],
153 3 sergeykhbr
                ['ReadOnly',true],
154
                ['BaseAddress',0x0],
155
                ['Length',8192]
156
                ]}]},
157
    {'Class':'MemorySimClass','Instances':[
158
          {'Name':'fwimage0','Attr':[
159
                ['LogLevel',1],
160 4 sergeykhbr
                ['InitFile','../../../examples/zephyr/gcc711/zephyr.hex'],
161 3 sergeykhbr
                ['ReadOnly',true],
162
                ['BaseAddress',0x00100000],
163
                ['Length',0x40000]
164
                ]}]},
165
    {'Class':'MemorySimClass','Instances':[
166
          {'Name':'sram0','Attr':[
167
                ['LogLevel',1],
168 4 sergeykhbr
                ['InitFile','../../../examples/zephyr/gcc711/zephyr.hex'],
169 3 sergeykhbr
                ['ReadOnly',false],
170
                ['BaseAddress',0x10000000],
171
                ['Length',0x80000]
172
                ]}]},
173
    {'Class':'GPIOClass','Instances':[
174
          {'Name':'gpio0','Attr':[
175
                ['LogLevel',3],
176
                ['BaseAddress',0x80000000],
177
                ['Length',4096],
178
                ['DIP',0x1]
179
                ]}]},
180
    {'Class':'UARTClass','Instances':[
181
          {'Name':'uart0','Attr':[
182
                ['LogLevel',1],
183
                ['BaseAddress',0x80001000],
184
                ['Length',4096],
185 4 sergeykhbr
                ['IrqControl',['irqctrl0','irq1']],
186
                ['AutoTestEna',false,'Enable/Disable automatic test input via serial interface'],
187
                ['TestCases',[[22095,'s'],
188
                              [22548,'et'],
189
                              [24345,'_mo'],
190
                              [25778,'dul'],
191
                              [28997,'e s'],
192
                              [31597,'oc'],
193
                              [32597,'\r\n'],
194
                              [48597,'dhr'],
195
                              [49597,'y\r\n']]]
196
 
197 3 sergeykhbr
                ]}]},
198
    {'Class':'IrqControllerClass','Instances':[
199
          {'Name':'irqctrl0','Attr':[
200
                ['LogLevel',1],
201
                ['BaseAddress',0x80002000],
202
                ['Length',4096],
203
                ['CPU','core0'],
204
                ['IrqTotal',4],
205
                ['CSR_MIPI',0x783]
206
                ]}]},
207
    {'Class':'DSUClass','Instances':[
208
          {'Name':'dsu0','Attr':[
209
                ['LogLevel',1],
210
                ['BaseAddress',0x80080000],
211
                ['Length',0x20000],
212
                ['CPU','core0'],
213
                ['Bus','axi0']
214
                ]}]},
215
    {'Class':'GNSSStubClass','Instances':[
216
          {'Name':'gnss0','Attr':[
217
                ['LogLevel',1],
218
                ['BaseAddress',0x80003000],
219
                ['Length',4096],
220 4 sergeykhbr
                ['IrqControl',['irqctrl0','irq5']],
221 3 sergeykhbr
                ['ClkSource','core0']
222
                ]}]},
223
    {'Class':'RfControllerClass','Instances':[
224
          {'Name':'rfctrl0','Attr':[
225
                ['LogLevel',1],
226
                ['BaseAddress',0x80004000],
227
                ['Length',4096]
228
                ]}]},
229
    {'Class':'GPTimersClass','Instances':[
230
          {'Name':'gptmr0','Attr':[
231
                ['LogLevel',1],
232
                ['BaseAddress',0x80005000],
233
                ['Length',4096],
234 4 sergeykhbr
                ['IrqControl',['irqctrl0','irq3']],
235 3 sergeykhbr
                ['ClkSource','core0']
236
                ]}]},
237
    {'Class':'FseV2Class','Instances':[
238
          {'Name':'fsegps0','Attr':[
239
                ['LogLevel',1],
240
                ['BaseAddress',0x80008000],
241
                ['Length',4096]
242
                ]}]},
243
    {'Class':'PNPClass','Instances':[
244
          {'Name':'pnp0','Attr':[
245
                ['LogLevel',4],
246
                ['BaseAddress',0xfffff000],
247
                ['Length',4096],
248
                ['Tech',0],
249
                ['AdcDetector',0xff]
250
                ]}]},
251
    {'Class':'BusClass','Instances':[
252
          {'Name':'axi0','Attr':[
253
                ['LogLevel',3],
254 4 sergeykhbr
                ['DSU','dsu0'],
255 3 sergeykhbr
                ['MapList',['bootrom0','fwimage0','sram0','gpio0',
256
                        'uart0','irqctrl0','gnss0','gptmr0',
257
                        'pnp0','dsu0','greth0','rfctrl0','fsegps0']]
258
                ]}]},
259 4 sergeykhbr
    {'Class':'HardResetClass','Instances':[
260
          {'Name':'reset0','Attr':[
261
                ['LogLevel',4],
262
                ['ResetDevices',[
263
                                  'core0'
264
                                ]]
265
                ]}]},
266 3 sergeykhbr
    {'Class':'BoardSimClass','Instances':[
267
          {'Name':'boardsim','Attr':[
268
                ['LogLevel',1]
269
                ]}]}
270
  ]
271
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.