URL
https://opencores.org/ocsvn/robust_ahb_matrix/robust_ahb_matrix/trunk
[/] [robust_ahb_matrix/] [trunk/] [src/] [base/] [def_ahb_matrix_static.txt] - Blame information for rev 10
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
6 |
eyalhoc |
<##//////////////////////////////////////////////////////////////////
|
2 |
|
|
//// ////
|
3 |
|
|
//// Author: Eyal Hochberg ////
|
4 |
|
|
//// eyal@provartec.com ////
|
5 |
|
|
//// ////
|
6 |
|
|
//// Downloaded from: http://www.opencores.org ////
|
7 |
|
|
/////////////////////////////////////////////////////////////////////
|
8 |
|
|
//// ////
|
9 |
|
|
//// Copyright (C) 2010 Provartec LTD ////
|
10 |
|
|
//// www.provartec.com ////
|
11 |
|
|
//// info@provartec.com ////
|
12 |
|
|
//// ////
|
13 |
|
|
//// This source file may be used and distributed without ////
|
14 |
|
|
//// restriction provided that this copyright statement is not ////
|
15 |
|
|
//// removed from the file and that any derivative work contains ////
|
16 |
|
|
//// the original copyright notice and the associated disclaimer.////
|
17 |
|
|
//// ////
|
18 |
|
|
//// This source file is free software; you can redistribute it ////
|
19 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
20 |
|
|
//// Public License as published by the Free Software Foundation.////
|
21 |
|
|
//// ////
|
22 |
|
|
//// This source is distributed in the hope that it will be ////
|
23 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
24 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
25 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more////
|
26 |
|
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
27 |
|
|
//// ////
|
28 |
|
|
//////////////////////////////////////////////////////////////////##>
|
29 |
10 |
eyalhoc |
|
30 |
|
|
SWAP.GLOBAL MODEL_NAME AHB matrix
|
31 |
|
|
|
32 |
|
|
VERIFY (DATA_BITS in 32, 64) ##stub supports 32 or 64 bits data bus
|
33 |
|
|
|
34 |
|
|
SWAP MSTRS MASTER_NUM
|
35 |
|
|
SWAP SLVS EXPR(SLAVE_NUM+DVAL(DECERR_SLV))
|
36 |
|
|
|
37 |
|
|
LOOP MX MSTRS
|
38 |
|
|
LOOP SX SLVS
|
39 |
|
|
|
40 |
|
|
SWAP MSTR_BITS LOG2(MSTRS)
|
41 |
|
|
SWAP SLV_BITS LOG2(SLVS)
|
42 |
|
|
|
43 |
|
|
SWAP SERR EXPR(SLVS-1)
|
44 |
|
|
|
45 |
|
|
|
46 |
|
|
|
47 |
|
|
GROUP AHB_CMD is {
|
48 |
|
|
HADDR ADDR_BITS input
|
49 |
|
|
HBURST 3 input
|
50 |
|
|
HSIZE 2 input
|
51 |
|
|
HTRANS 2 input
|
52 |
|
|
HWRITE 1 input
|
53 |
|
|
}
|
54 |
|
|
|
55 |
|
|
GROUP AHB_RESP is {
|
56 |
|
|
HWDATA DATA_BITS input
|
57 |
|
|
HRDATA DATA_BITS output
|
58 |
|
|
HRESP 1 output
|
59 |
|
|
}
|
60 |
|
|
|
61 |
|
|
GROUP AHB joins {
|
62 |
|
|
GROUP AHB_CMD
|
63 |
|
|
GROUP AHB_RESP
|
64 |
|
|
HREADY 1 output
|
65 |
|
|
}
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.