OpenCores
URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [misc_task.v] - Blame information for rev 41

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 41 robfinch 
task set_sp;
2 
begin
3 
        if (m816) begin
4 
                radr <= {spage[31:24],8'h00,sp[15:2]};
5 
                radr2LSB <= sp[1:0];
6 
                wadr <= {spage[31:24],8'h00,sp[15:2]};
7 
                wadr2LSB <= sp[1:0];
8 
                sp <= sp_dec;
9 
        end
10 
        else begin
11 
                radr <= {spage[31:16],8'h01,sp[7:2]};
12 
                radr2LSB <= sp[1:0];
13 
                wadr <= {spage[31:16],8'h01,sp[7:2]};
14 
                wadr2LSB <= sp[1:0];
15 
                sp[7:0] <= sp[7:0] - 8'd1;
16 
                sp[15:8] <= 8'h1;
17 
        end
18 
end
19 
endtask
20 
 
21 
task inc_sp;
22 
begin
23 
        if (m816) begin
24 
                radr <= {spage[31:24],8'h00,sp_inc[15:2]};
25 
                radr2LSB <= sp_inc[1:0];
26 
                sp <= sp_inc;
27 
        end
28 
        else begin
29 
                radr <= {spage[31:16],8'h01,sp_inc[7:2]};
30 
                radr2LSB <= sp_inc[1:0];
31 
                sp <= {8'h1,sp_inc[7:0]};
32 
        end
33 
end
34 
endtask
35 
 
36 
task tsk_push;
37 
input [5:0] SW8;
38 
input [5:0] SW16;
39 
input szFlg;
40 
begin
41 
        if (m816) begin
42 
                if (szFlg) begin
43 
                        radr <= {spage[31:24],8'h00,sp_dec[15:2]};
44 
                        radr2LSB <= sp_dec[1:0];
45 
                        wadr <= {spage[31:24],8'h00,sp_dec[15:2]};
46 
                        wadr2LSB <= sp_dec[1:0];
47 
                        store_what <= SW16;
48 
                        sp <= sp_dec2;
49 
                end
50 
                else begin
51 
                        radr <= {spage[31:24],8'h00,sp[15:2]};
52 
                        radr2LSB <= sp[1:0];
53 
                        wadr <= {spage[31:24],8'h00,sp[15:2]};
54 
                        wadr2LSB <= sp[1:0];
55 
                        store_what <= SW8;
56 
                        sp <= sp_dec;
57 
                end
58 
        end
59 
        else begin
60 
                radr <= {spage[31:16],8'h01,sp[7:2]};
61 
                radr2LSB <= sp[1:0];
62 
                wadr <= {spage[31:16],8'h01,sp[7:2]};
63 
                wadr2LSB <= sp[1:0];
64 
                store_what <= SW8;
65 
                sp[7:0] <= sp[7:0] - 8'd1;
66 
                sp[15:8] <= 8'h1;
67 
        end
68 
        state <= STORE1;
69 
end
70 
endtask

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.