OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gdb/] [gdb-6.8/] [sim/] [common/] [sim-base.h] - Blame information for rev 26

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 26 jlechner
/* Simulator pseudo baseclass.
2
 
3
   Copyright 1997, 1998, 2003, 2007, 2008 Free Software Foundation, Inc.
4
 
5
   Contributed by Cygnus Support.
6
 
7
This file is part of GDB, the GNU debugger.
8
 
9
This program is free software; you can redistribute it and/or modify
10
it under the terms of the GNU General Public License as published by
11
the Free Software Foundation; either version 3 of the License, or
12
(at your option) any later version.
13
 
14
This program is distributed in the hope that it will be useful,
15
but WITHOUT ANY WARRANTY; without even the implied warranty of
16
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17
GNU General Public License for more details.
18
 
19
You should have received a copy of the GNU General Public License
20
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
21
 
22
 
23
/* Simulator state pseudo baseclass.
24
 
25
   Each simulator is required to have the file ``sim-main.h''.  That
26
   file includes ``sim-basics.h'', defines the base type ``sim_cia''
27
   (the data type that contains complete current instruction address
28
   information), include ``sim-base.h'':
29
 
30
     #include "sim-basics.h"
31
     typedef address_word sim_cia;
32
     /-* If `sim_cia' is not an integral value (e.g. a struct), define
33
         CIA_ADDR to return the integral value.  *-/
34
     /-* #define CIA_ADDR(cia) (...) *-/
35
     #include "sim-base.h"
36
 
37
   finally, two data types `struct _sim_cpu' and `struct sim_state'
38
   are defined:
39
 
40
     struct _sim_cpu {
41
        ... simulator specific members ...
42
        sim_cpu_base base;
43
     };
44
 
45
     struct sim_state {
46
       sim_cpu cpu[MAX_NR_PROCESSORS];
47
     #if (WITH_SMP)
48
     #define STATE_CPU(sd,n) (&(sd)->cpu[n])
49
     #else
50
     #define STATE_CPU(sd,n) (&(sd)->cpu[0])
51
     #endif
52
       ... simulator specific members ...
53
       sim_state_base base;
54
     };
55
 
56
   Note that `base' appears last.  This makes `base.magic' appear last
57
   in the entire struct and helps catch miscompilation errors. */
58
 
59
 
60
#ifndef SIM_BASE_H
61
#define SIM_BASE_H
62
 
63
/* Pre-declare certain types. */
64
 
65
/* typedef <target-dependant> sim_cia; */
66
#ifndef NULL_CIA
67
#define NULL_CIA ((sim_cia) 0)
68
#endif
69
/* Return the current instruction address as a number.
70
   Some targets treat the current instruction address as a struct
71
   (e.g. for delay slot handling).  */
72
#ifndef CIA_ADDR
73
#define CIA_ADDR(cia) (cia)
74
#endif
75
#ifndef INVALID_INSTRUCTION_ADDRESS
76
#define INVALID_INSTRUCTION_ADDRESS ((address_word)0 - 1)
77
#endif
78
 
79
typedef struct _sim_cpu sim_cpu;
80
 
81
#include "sim-module.h"
82
 
83
#include "sim-trace.h"
84
#include "sim-core.h"
85
#include "sim-events.h"
86
#include "sim-profile.h"
87
#ifdef SIM_HAVE_MODEL
88
#include "sim-model.h"
89
#endif
90
#include "sim-io.h"
91
#include "sim-engine.h"
92
#include "sim-watch.h"
93
#include "sim-memopt.h"
94
#include "sim-cpu.h"
95
 
96
/* Global pointer to current state while sim_resume is running.
97
   On a machine with lots of registers, it might be possible to reserve
98
   one of them for current_state.  However on a machine with few registers
99
   current_state can't permanently live in one and indirecting through it
100
   will be slower [in which case one can have sim_resume set globals from
101
   current_state for faster access].
102
   If CURRENT_STATE_REG is defined, it means current_state is living in
103
   a global register.  */
104
 
105
 
106
#ifdef CURRENT_STATE_REG
107
/* FIXME: wip */
108
#else
109
extern struct sim_state *current_state;
110
#endif
111
 
112
 
113
/* The simulator may provide different (and faster) definition.  */
114
#ifndef CURRENT_STATE
115
#define CURRENT_STATE current_state
116
#endif
117
 
118
 
119
typedef struct {
120
 
121
  /* Simulator's argv[0].  */
122
  const char *my_name;
123
#define STATE_MY_NAME(sd) ((sd)->base.my_name)
124
 
125
  /* Who opened the simulator.  */
126
  SIM_OPEN_KIND open_kind;
127
#define STATE_OPEN_KIND(sd) ((sd)->base.open_kind)
128
 
129
  /* The host callbacks.  */
130
  struct host_callback_struct *callback;
131
#define STATE_CALLBACK(sd) ((sd)->base.callback)
132
 
133
  /* The type of simulation environment (user/operating).  */
134
  enum sim_environment environment;
135
#define STATE_ENVIRONMENT(sd) ((sd)->base.environment)
136
 
137
#if 0 /* FIXME: Not ready yet.  */
138
  /* Stuff defined in sim-config.h.  */
139
  struct sim_config config;
140
#define STATE_CONFIG(sd) ((sd)->base.config)
141
#endif
142
 
143
  /* List of installed module `init' handlers.  */
144
  struct module_list *modules;
145
#define STATE_MODULES(sd) ((sd)->base.modules)
146
 
147
  /* Supported options.  */
148
  struct option_list *options;
149
#define STATE_OPTIONS(sd) ((sd)->base.options)
150
 
151
  /* Non-zero if -v specified.  */
152
  int verbose_p;
153
#define STATE_VERBOSE_P(sd) ((sd)->base.verbose_p)
154
 
155
  /* Non cpu-specific trace data.  See sim-trace.h.  */
156
  TRACE_DATA trace_data;
157
#define STATE_TRACE_DATA(sd) (& (sd)->base.trace_data)
158
 
159
  /* If non NULL, the BFD architecture specified on the command line */
160
  const struct bfd_arch_info *architecture;
161
#define STATE_ARCHITECTURE(sd) ((sd)->base.architecture)
162
 
163
  /* If non NULL, the bfd target specified on the command line */
164
  const char *target;
165
#define STATE_TARGET(sd) ((sd)->base.target)
166
 
167
  /* In standalone simulator, this is the program's arguments passed
168
     on the command line.  */
169
  char **prog_argv;
170
#define STATE_PROG_ARGV(sd) ((sd)->base.prog_argv)
171
 
172
  /* The program's bfd.  */
173
  struct bfd *prog_bfd;
174
#define STATE_PROG_BFD(sd) ((sd)->base.prog_bfd)
175
 
176
  /* Symbol table for prog_bfd */
177
  struct bfd_symbol **prog_syms;
178
#define STATE_PROG_SYMS(sd) ((sd)->base.prog_syms)
179
 
180
  /* The program's text section.  */
181
  struct bfd_section *text_section;
182
  /* Starting and ending text section addresses from the bfd.  */
183
  bfd_vma text_start, text_end;
184
#define STATE_TEXT_SECTION(sd) ((sd)->base.text_section)
185
#define STATE_TEXT_START(sd) ((sd)->base.text_start)
186
#define STATE_TEXT_END(sd) ((sd)->base.text_end)
187
 
188
  /* Start address, set when the program is loaded from the bfd.  */
189
  bfd_vma start_addr;
190
#define STATE_START_ADDR(sd) ((sd)->base.start_addr)
191
 
192
  /* Size of the simulator's cache, if any.
193
     This is not the target's cache.  It is the cache the simulator uses
194
     to process instructions.  */
195
  unsigned int scache_size;
196
#define STATE_SCACHE_SIZE(sd) ((sd)->base.scache_size)
197
 
198
  /* FIXME: Move to top level sim_state struct (as some struct)?  */
199
#ifdef SIM_HAVE_FLATMEM
200
  unsigned int mem_size;
201
#define STATE_MEM_SIZE(sd) ((sd)->base.mem_size)
202
  unsigned int mem_base;
203
#define STATE_MEM_BASE(sd) ((sd)->base.mem_base)
204
  unsigned char *memory;
205
#define STATE_MEMORY(sd) ((sd)->base.memory)
206
#endif
207
 
208
  /* core memory bus */
209
#define STATE_CORE(sd) (&(sd)->base.core)
210
  sim_core core;
211
 
212
  /* Record of memory sections added via the memory-options interface.  */
213
#define STATE_MEMOPT(sd) ((sd)->base.memopt)
214
  sim_memopt *memopt;
215
 
216
  /* event handler */
217
#define STATE_EVENTS(sd) (&(sd)->base.events)
218
  sim_events events;
219
 
220
  /* generic halt/resume engine */
221
  sim_engine engine;
222
#define STATE_ENGINE(sd) (&(sd)->base.engine)
223
 
224
  /* generic watchpoint support */
225
  sim_watchpoints watchpoints;
226
#define STATE_WATCHPOINTS(sd) (&(sd)->base.watchpoints)
227
 
228
#if WITH_HW
229
  struct sim_hw *hw;
230
#define STATE_HW(sd) ((sd)->base.hw)
231
#endif
232
 
233
  /* Should image loads be performed using the LMA or VMA?  Older
234
     simulators use the VMA while newer simulators prefer the LMA. */
235
  int load_at_lma_p;
236
#define STATE_LOAD_AT_LMA_P(SD) ((SD)->base.load_at_lma_p)
237
 
238
  /* Marker for those wanting to do sanity checks.
239
     This should remain the last member of this struct to help catch
240
     miscompilation errors.  */
241
  int magic;
242
#define SIM_MAGIC_NUMBER 0x4242
243
#define STATE_MAGIC(sd) ((sd)->base.magic)
244
} sim_state_base;
245
 
246
/* Functions for allocating/freeing a sim_state.  */
247
SIM_DESC sim_state_alloc PARAMS ((SIM_OPEN_KIND kind, host_callback *callback));
248
void sim_state_free PARAMS ((SIM_DESC));
249
 
250
#endif /* SIM_BASE_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.