OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gdb/] [gdb-6.8/] [sim/] [m32c/] [ChangeLog] - Blame information for rev 26

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 26 jlechner
2006-06-26  DJ Delorie  
2
 
3
        * r8c.opc (decode_r8c): Don't bother reading the destination
4
        before moving a constant into it.  Fix borrow comparison for SUB.
5
 
6
2006-06-13  Richard Earnshaw  
7
 
8
        * configure: Regenerated.
9
 
10
2006-06-05  Daniel Jacobowitz  
11
 
12
        * configure: Regenerated.
13
 
14
2006-05-31  Daniel Jacobowitz  
15
 
16
        * configure: Regenerated.
17
 
18
2006-03-13  DJ Delorie  
19
 
20
        * mem.c (mem_put_byte): Hook simulated UART to stdout.
21
        (mem_put_hi): Hook in simulated trace port.
22
        (mem_get_byte): Hook in simulated uart control port.
23
        * opc2c: Be more picky about matching special comments.
24
        * r8c.opc (shift_op): Limit shift counts to -16..16.
25
        (BMcnd): Map conditional codes.
26
        * reg.c (condition_true): Mask condition code to 4 bits.
27
        * syscalls.c: Include local syscall.h.
28
        * syscall.h: New, copied from libgloss.
29
 
30
2005-10-06  Jim Blandy  
31
 
32
        Simulator for Renesas M32C and M16C, by DJ Delorie ,
33
        with further work from Jim Blandy  and
34
        Kevin Buettner .
35
 
36
        * ChangeLog: New.
37
        * Makefile.in: New.
38
        * blinky.S: New.
39
        * config.in: New.
40
        * configure: New.
41
        * configure.in: New.
42
        * cpu.h: New.
43
        * gdb-if.c: New.
44
        * gloss.S: New.
45
        * int.c: New.
46
        * int.h: New.
47
        * load.c: New.
48
        * load.h: New.
49
        * m32c.opc: New.
50
        * main.c: New.
51
        * mem.c: New.
52
        * mem.h: New.
53
        * misc.c: New.
54
        * misc.h: New.
55
        * opc2c.c: New.
56
        * r8c.opc: New.
57
        * reg.c: New.
58
        * safe-fgets.c: New.
59
        * safe-fgets.h: New.
60
        * sample.S: New.
61
        * sample.ld: New.
62
        * sample2.c: New.
63
        * srcdest.c: New.
64
        * syscalls.c: New.
65
        * syscalls.h: New.
66
        * trace.c: New.
67
        * trace.h: New.
68
 
69
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.