URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gdb/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [fr400/] [mhdsets.cgs] - Blame information for rev 26

Details | Compare with Previous | View Log


# frv testcase for mhdsets $s12,$FRk
# mach: all
 
        .include "../testutils.inc"
 
        start
 
        .global mhdsets
mhdsets:
        set_fr_immed    0,fr1
        mhdsets         0,fr1
        test_fr_iimmed  0,fr1
        mhdsets         1,fr1
        test_fr_iimmed  0x00010001,fr1
        mhdsets         0x7ff,fr1
        test_fr_iimmed  0x07ff07ff,fr1
        mhdsets         -2048,fr1
        test_fr_iimmed  0xf800f800,fr1
 
        pass

Line No.	Rev	Author	Line
1	26	jlechner	`# frv testcase for mhdsets $s12,$FRk`
2			`# mach: all`
3
4			`.include "../testutils.inc"`
5
6			`start`
7
8			`.global mhdsets`
9			`mhdsets:`
10			`set_fr_immed 0,fr1`
11			`mhdsets 0,fr1`
12			`test_fr_iimmed 0,fr1`
13			`mhdsets 1,fr1`
14			`test_fr_iimmed 0x00010001,fr1`
15			`mhdsets 0x7ff,fr1`
16			`test_fr_iimmed 0x07ff07ff,fr1`
17			`mhdsets -2048,fr1`
18			`test_fr_iimmed 0xf800f800,fr1`
19
20			`pass`

Browse

Tools

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gdb/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [fr400/] [mhdsets.cgs] - Blame information for rev 26