OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gdb/] [sim-plugins/] [watchpoint/] [watchpoint.h] - Blame information for rev 27

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 jlechner
/* SCARTS watchpoint extension module code for the GNU simulator.
2
   Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003
3
   Free Software Foundation, Inc.
4
   Contributed by Martin Walter <mwalter@opencores.org>
5
 
6
   This file is part of the GNU simulators.
7
 
8
   This program is free software; you can redistribute it and/or modify
9
   it under the terms of the GNU General Public License as published by
10
   the Free Software Foundation; either version 3 of the License, or
11
   (at your option) any later version.
12
 
13
   This program is distributed in the hope that it will be useful,
14
   but WITHOUT ANY WARRANTY; without even the implied warranty of
15
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16
   GNU General Public License for more details.
17
 
18
   You should have received a copy of the GNU General Public License
19
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
20
 
21
 
22
#ifndef __PLUGIN_WATCHPOINT_H__
23
#define __PLUGIN_WATCHPOINT_H__
24
 
25
#include <inttypes.h>
26
#include "modules.h"
27
 
28
typedef union
29
{
30
  struct
31
  {
32
    uint8_t STATUS;
33
    uint8_t STATUS_C;
34
    uint8_t CONFIG;
35
    uint8_t CONFIG_C;
36
    uint8_t ACCESS_ADDR_LO;
37
    uint8_t ACCESS_ADDR_HI;
38
    uint8_t ACCESS_ADDR_3RD;
39
    uint8_t ACCESS_ADDR_4TH;
40
    uint8_t ADDR0_LO;
41
    uint8_t ADDR0_HI;
42
    uint8_t ADDR0_3RD;
43
    uint8_t ADDR0_4TH;
44
    uint8_t MASK0_LO;
45
    uint8_t MASK0_HI;
46
    uint8_t MASK0_3RD;
47
    uint8_t MASK0_4TH;
48
    uint8_t ADDR1_LO;
49
    uint8_t ADDR1_HI;
50
    uint8_t ADDR1_3RD;
51
    uint8_t ADDR1_4TH;
52
    uint8_t MASK1_LO;
53
    uint8_t MASK1_HI;
54
    uint8_t MASK1_3RD;
55
    uint8_t MASK1_4TH;
56
    uint8_t ADDR2_LO;
57
    uint8_t ADDR2_HI;
58
    uint8_t ADDR2_3RD;
59
    uint8_t ADDR2_4TH;
60
    uint8_t MASK2_LO;
61
    uint8_t MASK2_HI;
62
    uint8_t MASK2_3RD;
63
    uint8_t MASK2_4TH;
64
  } regfile;
65
 
66
  uint8_t raw[WATCHPOINT_SIZE];
67
} watchpoint_mem_t;
68
 
69
#endif
70
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.