OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [grpSd/] [unitTbdSd/] [src/] [TbdSd.sv] - Blame information for rev 185

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 164 rkastl
// SDHC-SC-Core
2
// Secure Digital High Capacity Self Configuring Core
3
//
4 170 rkastl
// (C) Copyright 2010, Rainer Kastl
5
// All rights reserved.
6 164 rkastl
//
7 170 rkastl
// Redistribution and use in source and binary forms, with or without
8
// modification, are permitted provided that the following conditions are met:
9
//     * Redistributions of source code must retain the above copyright
10
//       notice, this list of conditions and the following disclaimer.
11
//     * Redistributions in binary form must reproduce the above copyright
12
//       notice, this list of conditions and the following disclaimer in the
13
//       documentation and/or other materials provided with the distribution.
14
//     * Neither the name of the  nor the
15
//       names of its contributors may be used to endorse or promote products
16
//       derived from this software without specific prior written permission.
17 164 rkastl
//
18 170 rkastl
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS  "AS IS" AND
19
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
20
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
21
// DISCLAIMED. IN NO EVENT SHALL  BE LIABLE FOR ANY
22
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
23
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
24
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
25
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
27
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 164 rkastl
//
29
// File        : TbdSd.sv
30
// Owner       : Rainer Kastl
31
// Description :
32
// Links       :
33
//
34 150 rkastl
 
35
`ifndef SDVERIFICATIONTESTBENCH
36
`define SDVERIFICATIONTESTBENCH
37
 
38
`include "SdCardModel.sv";
39
 
40
program Test(ISdBus SdBus);
41
        initial begin
42
        SdBusTransToken token;
43
        SdBFM SdBfm = new(SdBus);
44 165 rkastl
        SdCardModel card = new();
45 150 rkastl
        assert(card.randomize());
46 165 rkastl
        card.bfm = SdBfm;
47 150 rkastl
 
48
    fork
49
                begin // generator
50
                end
51
 
52
        begin // monitor
53
            end
54
 
55
        begin // driver for SdCardModel
56
                        card.run();
57
                end
58
 
59
        join;
60
 
61
    $display("%t : Test completed.", $time);
62
    end
63
endprogram
64
 
65
module Testbed();
66
        logic Clk = 0;
67
        logic nResetAsync = 0;
68
 
69
        ISdBus CardInterface();
70
 
71
        TbdSd top(
72
                        Clk,
73
                        nResetAsync,
74
                        CardInterface.Cmd,
75
                        CardInterface.SClk,
76
                        CardInterface.Data);
77
 
78
        always #5 Clk <= ~Clk;
79
 
80
        initial begin
81
                #10 nResetAsync <= 1;
82
        end
83
 
84
        Test tb(CardInterface);
85
 
86
endmodule
87
 
88
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.