OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [grpSdVerification/] [unitSdCardModel/] [src/] [SDOCR.sv] - Blame information for rev 185

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 164 rkastl
// SDHC-SC-Core
2
// Secure Digital High Capacity Self Configuring Core
3 59 rkastl
//
4 170 rkastl
// (C) Copyright 2010, Rainer Kastl
5
// All rights reserved.
6 164 rkastl
//
7 170 rkastl
// Redistribution and use in source and binary forms, with or without
8
// modification, are permitted provided that the following conditions are met:
9
//     * Redistributions of source code must retain the above copyright
10
//       notice, this list of conditions and the following disclaimer.
11
//     * Redistributions in binary form must reproduce the above copyright
12
//       notice, this list of conditions and the following disclaimer in the
13
//       documentation and/or other materials provided with the distribution.
14
//     * Neither the name of the  nor the
15
//       names of its contributors may be used to endorse or promote products
16
//       derived from this software without specific prior written permission.
17 164 rkastl
//
18 170 rkastl
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS  "AS IS" AND
19
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
20
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
21
// DISCLAIMED. IN NO EVENT SHALL  BE LIABLE FOR ANY
22
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
23
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
24
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
25
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
27
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 164 rkastl
//
29
// File        : SDOCR.sv
30
// Owner       : Rainer Kastl
31
// Description : SD OCR Register
32
// Links       :
33
//
34 59 rkastl
 
35 135 rkastl
`ifndef SDOCR
36
`define SDOCR
37
 
38 59 rkastl
typedef logic[23:15] voltage_t;
39
const voltage_t cSdVoltageWindow = 'b111111111;
40
const logic cOCRBusy = 0;
41
const logic cOCRDone = 1;
42
 
43
class SDOCR;
44
        local logic[14:0] reserved; // 7 reserved for low voltage
45
        local voltage_t voltage;
46
        local logic[29:24] reserved2;
47
        local logic CCS;
48
        local logic busy;
49
 
50
        function new(logic CCS, voltage_t voltage);
51
                reserved = 0;
52
                reserved2 = 0;
53
                this.CCS = CCS;
54
                this.voltage = voltage;
55
                this.busy = cOCRBusy;
56
        endfunction
57
 
58
        function void setBusy(logic busy);
59
                this.busy = busy;
60
        endfunction
61
 
62
        function automatic SDCommandArg get();
63
                SDCommandArg temp = 0;
64
                temp[31] = busy;
65
                temp[30] = CCS;
66
                temp[29:24] = reserved2;
67
                temp[23:15] = voltage;
68
                temp[14:0] = reserved;
69
                return temp;
70
        endfunction
71
 
72
endclass
73
 
74 135 rkastl
`endif
75
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.