OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [grpSdVerification/] [unitSdVerificationTestbench/] [Files.tcl] - Blame information for rev 185

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 164 rkastl
# SDHC-SC-Core
2
# Secure Digital High Capacity Self Configuring Core
3
# 
4 170 rkastl
# (C) Copyright 2010, Rainer Kastl
5
# All rights reserved.
6 164 rkastl
# 
7 170 rkastl
# Redistribution and use in source and binary forms, with or without
8
# modification, are permitted provided that the following conditions are met:
9
#     * Redistributions of source code must retain the above copyright
10
#       notice, this list of conditions and the following disclaimer.
11
#     * Redistributions in binary form must reproduce the above copyright
12
#       notice, this list of conditions and the following disclaimer in the
13
#       documentation and/or other materials provided with the distribution.
14
#     * Neither the name of the <organization> nor the
15
#       names of its contributors may be used to endorse or promote products
16
#       derived from this software without specific prior written permission.
17 164 rkastl
# 
18 170 rkastl
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS  "AS IS" AND
19
# ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
20
# WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
21
# DISCLAIMED. IN NO EVENT SHALL <COPYRIGHT HOLDER> BE LIABLE FOR ANY
22
# DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
23
# (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
24
# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
25
# ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
27
# SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 164 rkastl
# 
29
# File        : Files.tcl
30
# Owner       : Rainer Kastl
31
# Description : 
32
# Links       : 
33
# 
34
 
35 123 rkastl
set libs {altera_mf}
36 88 rkastl
 
37 85 rkastl
set pkgs {Global Global
38
        Sd Sd
39 88 rkastl
        Crc CRCs
40
        Rs232 Rs232
41 121 rkastl
        Components Ics307Values
42
        Wishbone Wishbone
43
        Sd SdWb
44
}
45 85 rkastl
 
46
set units {Crc Crc {Rtl}
47
        Sd SdCmd {Rtl}
48 106 rkastl
        StrobesClocks Counter {Rtl}
49 85 rkastl
        Sd SdController {Rtl}
50 94 rkastl
        Sd SdData {Rtl}
51 124 rkastl
        Cyclone2 CycSimpleDualPortedRam {Syn}
52 109 rkastl
        Memory SimpleDualPortedRam {Rtl}
53
        Memory SinglePortedRam {Rtl}
54 110 rkastl
        StrobesClocks StrobeGen {Rtl}
55 121 rkastl
        Sd SdWbSlave {Rtl}
56
        Sd SdClockMaster {Rtl}
57
        Sd SdCardSynchronizer {Rtl}
58 122 rkastl
        Synchronization Synchronizer {Rtl}
59
        StrobesClocks EdgeDetector {Rtl}
60
        Sd SdWbSdControllerSync {Rtl}
61 123 rkastl
        Cyclone2 WriteDataFifo {Syn}
62 177 rkastl
        Sd SdClkDomain {Rtl}
63 180 rkastl
        Sd WbClkDomain {Rtl}
64 182 rkastl
        Sd SdWbClkDomainSync {Rtl}
65 122 rkastl
        Sd SdTop {Rtl}}
66 85 rkastl
 
67 184 rkastl
set svunits {SdVerification SdCardModel
68
        SdVerification SdVerificationTestbench}
69 85 rkastl
 
70 184 rkastl
set sysvlogparams [list +incdir+../../../grpSdVerification/unitSdCardModel/src+../src+../../../grpWishbone/unitWishboneBFM/src+../../../grpVerification/unitLogger/src/+../../../grpSdVerification/unitSdCoreTransactionBFM/src+../../../grpSdVerification/unitSdCoreTransactionSeqGen/src+../../../grpSdVerification/unitSdCoreTransferFunction/src+../../../grpSdVerification/unitSdCoreChecker/src+../../../grpSdVerification/unitSdCoreTransaction/src+../../../grpSd/pkgSdWb/src/]
71 135 rkastl
 
72 85 rkastl
#set tb
73 106 rkastl
set top Testbed
74 184 rkastl
#set vsimargs -coverage
75
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.