OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [grpSdVerification/] [unitSdVerificationTestbench/] [src/] [Harness.sv] - Blame information for rev 185

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 164 rkastl
// SDHC-SC-Core
2
// Secure Digital High Capacity Self Configuring Core
3
//
4 170 rkastl
// (C) Copyright 2010, Rainer Kastl
5
// All rights reserved.
6 164 rkastl
//
7 170 rkastl
// Redistribution and use in source and binary forms, with or without
8
// modification, are permitted provided that the following conditions are met:
9
//     * Redistributions of source code must retain the above copyright
10
//       notice, this list of conditions and the following disclaimer.
11
//     * Redistributions in binary form must reproduce the above copyright
12
//       notice, this list of conditions and the following disclaimer in the
13
//       documentation and/or other materials provided with the distribution.
14
//     * Neither the name of the  nor the
15
//       names of its contributors may be used to endorse or promote products
16
//       derived from this software without specific prior written permission.
17 164 rkastl
//
18 170 rkastl
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS  "AS IS" AND
19
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
20
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
21
// DISCLAIMED. IN NO EVENT SHALL  BE LIABLE FOR ANY
22
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
23
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
24
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
25
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
27
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 164 rkastl
//
29
// File        : Harness.sv
30
// Owner       : Rainer Kastl
31
// Description : Verification harness for SDHC-SC-Core
32
// Links       :
33
//
34 151 rkastl
 
35
`ifndef HARNESS_SV
36
`define HARNESS_SV
37
 
38
`include "SdCardModel.sv";
39
`include "WishboneBFM.sv";
40
`include "SdBFM.sv";
41
`include "SdCoreTransactionBFM.sv";
42
`include "SdCoreTransactionSeqGen.sv";
43
`include "SdCoreTransferFunction.sv";
44
`include "SdCoreChecker.sv";
45
 
46 153 rkastl
class Harness;
47 151 rkastl
 
48
        SdCoreTransactionBFM TransBfm;
49
        WbBFM WbBfm;
50
        SdBFM SdBfm;
51
        SdCoreTransactionSeqGen TransSeqGen;
52
        SdCoreTransferFunction TransFunc;
53
        SdCardModel Card;
54
        SdCoreChecker Checker;
55
        Logger Log;
56
 
57
        extern function new(virtual ISdBus SdBus, virtual IWishboneBus WbBus);
58 153 rkastl
        extern task start();
59 151 rkastl
 
60
endclass
61
 
62 153 rkastl
function Harness::new(virtual ISdBus SdBus, virtual IWishboneBus WbBus);
63 151 rkastl
        Log = new();
64
 
65 153 rkastl
        TransSeqGen = new();
66 151 rkastl
        TransBfm = new();
67
        WbBfm = new(WbBus);
68
        SdBfm = new(SdBus);
69
 
70
        TransFunc = new();
71
        Checker = new();
72 153 rkastl
endfunction
73 151 rkastl
 
74 153 rkastl
task Harness::start();
75 151 rkastl
 
76 153 rkastl
        assert(Card.randomize()) else Log.error("Error randomizing card");
77
 
78
        // create Mailboxes
79
        TransSeqGen.TransOutMb[0] = new(1);
80
        TransSeqGen.TransOutMb[1] = new(1);
81
        TransBfm.WbTransOutMb = new(1);
82
        WbBfm.TransOutMb = new(1);
83
        TransBfm.SdTransOutMb = new(1);
84 160 rkastl
        Card.ram.RamActionOutMb = new(1);
85 153 rkastl
        TransFunc.ExpectedResultOutMb = new(1);
86
        Card.SdTransOutMb = new(1);
87
        Card.SdTransInMb = new(1);
88
 
89 157 rkastl
        // todo: remove
90
        Card.bfm = SdBfm;
91
 
92 151 rkastl
        // connect Mailboxes
93
        TransFunc.TransInMb = TransSeqGen.TransOutMb[0];
94
        TransBfm.SdTransInMb = TransSeqGen.TransOutMb[1];
95
        WbBfm.TransInMb = TransBfm.WbTransOutMb;
96
        TransBfm.WbTransInMb = WbBfm.TransOutMb;
97
        Checker.SdTransInMb = TransBfm.SdTransOutMb;
98 160 rkastl
        Checker.RamActionInMb = Card.ram.RamActionOutMb;
99 151 rkastl
        Checker.ExpectedResultInMb = TransFunc.ExpectedResultOutMb;
100 153 rkastl
        SdBfm.SendTransMb = Card.SdTransOutMb;
101
        SdBfm.ReceivedTransMb = Card.SdTransInMb;
102
 
103
        // start threads
104
        TransSeqGen.start();
105
        TransBfm.start();
106
        WbBfm.start();
107
        SdBfm.start();
108
        TransFunc.start();
109
        Card.start();
110
        Checker.start();
111 151 rkastl
 
112 153 rkastl
endtask
113 151 rkastl
 
114
`endif
115
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.