OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [grpStrobesClocks/] [unitTimeoutGenerator/] [sim/] [Makefile] - Blame information for rev 185

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 79 rkastl
# Makefile for simulating wishbone slaves
2
 
3
include ../../../../Makefile.rules
4
 
5
all: tbTimeoutGenerator-unattended.sim
6
 
7
clean:
8
        rm -rf vsim.wlf work
9
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.