OpenCores
URL https://opencores.org/ocsvn/sdspi/sdspi/trunk

Subversion Repositories sdspi

[/] [sdspi/] [trunk/] [rtl/] [Makefile] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 dgisselq
################################################################################
2
##
3
## Filename:    Makefile
4
##
5
## Project:     SD-Card controller, using a shared SPI interface
6
##
7
## Purpose:     To build the Verilator library necessary for simulating (via
8
##              verilator) this code.
9
##
10
## Creator:     Dan Gisselquist, Ph.D.
11
##              Gisselquist Technology, LLC
12
##
13
################################################################################
14
##
15
## Copyright (C) 2016, Gisselquist Technology, LLC
16
##
17
## This program is free software (firmware): you can redistribute it and/or
18
## modify it under the terms of  the GNU General Public License as published
19
## by the Free Software Foundation, either version 3 of the License, or (at
20
## your option) any later version.
21
##
22
## This program is distributed in the hope that it will be useful, but WITHOUT
23
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
24
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
25
## for more details.
26
##
27
## You should have received a copy of the GNU General Public License along
28
## with this program.  (It's in the $(ROOT)/doc directory, run make with no
29
## target there if the PDF file isn't present.)  If not, see
30
##  for a copy.
31
##
32
## License:     GPL, v3, as defined and found on www.gnu.org,
33
##              http://www.gnu.org/licenses/gpl.html
34
##
35
##
36
################################################################################
37
##
38
##
39
 
40 2 dgisselq
all: rtl export.v
41 3 dgisselq
VERILATOR:= verilator
42 2 dgisselq
# VOB := $(HOME)/src/verilog/vopro
43
VOB := cat
44
VOBJ:= obj_dir
45 3 dgisselq
VFLAGS := -MMD -Wall -trace -cc
46 2 dgisselq
 
47
.PHONY: rtl
48
rtl: $(VOBJ)/Vsdspi.h
49
$(VOBJ)/Vsdspi.h: sdspi.v llsdspi.v
50 3 dgisselq
        $(VERILATOR) $(VFLAGS) sdspi.v
51 2 dgisselq
 
52
export.v: sdspi.v llsdspi.v
53
        $(VOB) $^ > $@

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.