1 |
9 |
jefflieu |
// megafunction wizard: %ALT2GXB%
|
2 |
|
|
// GENERATION: STANDARD
|
3 |
|
|
// VERSION: WM1.0
|
4 |
|
|
// MODULE: alt2gxb
|
5 |
|
|
|
6 |
|
|
// ============================================================
|
7 |
|
|
// File Name: altera_tse_alt2gxb_basic.v
|
8 |
|
|
// Megafunction Name(s):
|
9 |
|
|
// alt2gxb
|
10 |
|
|
//
|
11 |
|
|
// Simulation Library Files(s):
|
12 |
|
|
//
|
13 |
|
|
// ============================================================
|
14 |
|
|
// ************************************************************
|
15 |
|
|
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
16 |
|
|
//
|
17 |
|
|
// 9.0 Internal Build 78 11/25/2008 PN Full Version
|
18 |
|
|
// ************************************************************
|
19 |
|
|
|
20 |
|
|
|
21 |
|
|
//Copyright (C) 1991-2008 Altera Corporation
|
22 |
|
|
//Your use of Altera Corporation's design tools, logic functions
|
23 |
|
|
//and other software and tools, and its AMPP partner logic
|
24 |
|
|
//functions, and any output files from any of the foregoing
|
25 |
|
|
//(including device programming or simulation files), and any
|
26 |
|
|
//associated documentation or information are expressly subject
|
27 |
|
|
//to the terms and conditions of the Altera Program License
|
28 |
|
|
//Subscription Agreement, Altera MegaCore Function License
|
29 |
|
|
//Agreement, or other applicable license agreement, including,
|
30 |
|
|
//without limitation, that your use is for the sole purpose of
|
31 |
|
|
//programming logic devices manufactured by Altera and sold by
|
32 |
|
|
//Altera or its authorized distributors. Please refer to the
|
33 |
|
|
//applicable agreement for further details.
|
34 |
|
|
|
35 |
|
|
|
36 |
|
|
// related_files : altera_tse_alt2gxb_basic.v
|
37 |
|
|
// ipfs_files : altera_tse_alt2gxb_basic.vo
|
38 |
|
|
|
39 |
|
|
// synopsys translate_off
|
40 |
|
|
`timescale 1 ps / 1 ps
|
41 |
|
|
// synopsys translate_on
|
42 |
|
|
module altera_tse_alt2gxb_basic (
|
43 |
|
|
cal_blk_clk,
|
44 |
|
|
gxb_powerdown,
|
45 |
|
|
pll_inclk,
|
46 |
|
|
rx_analogreset,
|
47 |
|
|
rx_cruclk,
|
48 |
|
|
rx_datain,
|
49 |
|
|
rx_digitalreset,
|
50 |
|
|
rx_seriallpbken,
|
51 |
|
|
tx_datain,
|
52 |
|
|
tx_digitalreset,
|
53 |
|
|
rx_clkout,
|
54 |
|
|
rx_dataout,
|
55 |
|
|
rx_patterndetect,
|
56 |
|
|
tx_clkout,
|
57 |
|
|
tx_dataout);
|
58 |
|
|
|
59 |
|
|
input cal_blk_clk;
|
60 |
|
|
input [0:0] gxb_powerdown;
|
61 |
|
|
input pll_inclk;
|
62 |
|
|
input [0:0] rx_analogreset;
|
63 |
|
|
input [0:0] rx_cruclk;
|
64 |
|
|
input [0:0] rx_datain;
|
65 |
|
|
input [0:0] rx_digitalreset;
|
66 |
|
|
input [0:0] rx_seriallpbken;
|
67 |
|
|
input [9:0] tx_datain;
|
68 |
|
|
input [0:0] tx_digitalreset;
|
69 |
|
|
output [0:0] rx_clkout;
|
70 |
|
|
output [9:0] rx_dataout;
|
71 |
|
|
output [0:0] rx_patterndetect;
|
72 |
|
|
output [0:0] tx_clkout;
|
73 |
|
|
output [0:0] tx_dataout;
|
74 |
|
|
`ifndef ALTERA_RESERVED_QIS
|
75 |
|
|
// synopsys translate_off
|
76 |
|
|
`endif
|
77 |
|
|
tri0 [0:0] rx_cruclk;
|
78 |
|
|
`ifndef ALTERA_RESERVED_QIS
|
79 |
|
|
// synopsys translate_on
|
80 |
|
|
`endif
|
81 |
|
|
|
82 |
|
|
wire [0:0] sub_wire0;
|
83 |
|
|
wire [0:0] sub_wire1;
|
84 |
|
|
wire [0:0] sub_wire2;
|
85 |
|
|
wire [0:0] sub_wire3;
|
86 |
|
|
wire [9:0] sub_wire4;
|
87 |
|
|
wire [0:0] sub_wire5 = 1'h0;
|
88 |
|
|
wire [0:0] rx_patterndetect = sub_wire0[0:0];
|
89 |
|
|
wire [0:0] rx_clkout = sub_wire1[0:0];
|
90 |
|
|
wire [0:0] tx_dataout = sub_wire2[0:0];
|
91 |
|
|
wire [0:0] tx_clkout = sub_wire3[0:0];
|
92 |
|
|
wire [9:0] rx_dataout = sub_wire4[9:0];
|
93 |
|
|
|
94 |
|
|
alt2gxb alt2gxb_component (
|
95 |
|
|
.pll_inclk (pll_inclk),
|
96 |
|
|
.gxb_powerdown (gxb_powerdown),
|
97 |
|
|
.tx_datain (tx_datain),
|
98 |
|
|
.rx_revbitorderwa (sub_wire5),
|
99 |
|
|
.rx_cruclk (rx_cruclk),
|
100 |
|
|
.cal_blk_clk (cal_blk_clk),
|
101 |
|
|
.rx_seriallpbken (rx_seriallpbken),
|
102 |
|
|
.rx_datain (rx_datain),
|
103 |
|
|
.rx_analogreset (rx_analogreset),
|
104 |
|
|
.rx_digitalreset (rx_digitalreset),
|
105 |
|
|
.tx_digitalreset (tx_digitalreset),
|
106 |
|
|
.rx_patterndetect (sub_wire0),
|
107 |
|
|
.rx_clkout (sub_wire1),
|
108 |
|
|
.tx_dataout (sub_wire2),
|
109 |
|
|
.tx_clkout (sub_wire3),
|
110 |
|
|
.rx_dataout (sub_wire4)
|
111 |
|
|
// synopsys translate_off
|
112 |
|
|
,
|
113 |
|
|
.aeq_fromgxb (),
|
114 |
|
|
.aeq_togxb (),
|
115 |
|
|
.cal_blk_calibrationstatus (),
|
116 |
|
|
.cal_blk_powerdown (),
|
117 |
|
|
.coreclkout (),
|
118 |
|
|
.debug_rx_phase_comp_fifo_error (),
|
119 |
|
|
.debug_tx_phase_comp_fifo_error (),
|
120 |
|
|
.fixedclk (),
|
121 |
|
|
.gxb_enable (),
|
122 |
|
|
.pipe8b10binvpolarity (),
|
123 |
|
|
.pipedatavalid (),
|
124 |
|
|
.pipeelecidle (),
|
125 |
|
|
.pipephydonestatus (),
|
126 |
|
|
.pipestatus (),
|
127 |
|
|
.pll_inclk_alt (),
|
128 |
|
|
.pll_inclk_rx_cruclk (),
|
129 |
|
|
.pll_locked (),
|
130 |
|
|
.pll_locked_alt (),
|
131 |
|
|
.powerdn (),
|
132 |
|
|
.reconfig_clk (),
|
133 |
|
|
.reconfig_fromgxb (),
|
134 |
|
|
.reconfig_fromgxb_oe (),
|
135 |
|
|
.reconfig_togxb (),
|
136 |
|
|
.rx_a1a2size (),
|
137 |
|
|
.rx_a1a2sizeout (),
|
138 |
|
|
.rx_a1detect (),
|
139 |
|
|
.rx_a2detect (),
|
140 |
|
|
.rx_bistdone (),
|
141 |
|
|
.rx_bisterr (),
|
142 |
|
|
.rx_bitslip (),
|
143 |
|
|
.rx_byteorderalignstatus (),
|
144 |
|
|
.rx_channelaligned (),
|
145 |
|
|
.rx_coreclk (),
|
146 |
|
|
.rx_cruclk_alt (),
|
147 |
|
|
.rx_ctrldetect (),
|
148 |
|
|
.rx_dataoutfull (),
|
149 |
|
|
.rx_disperr (),
|
150 |
|
|
.rx_enabyteord (),
|
151 |
|
|
.rx_enapatternalign (),
|
152 |
|
|
.rx_errdetect (),
|
153 |
|
|
.rx_freqlocked (),
|
154 |
|
|
.rx_invpolarity (),
|
155 |
|
|
.rx_k1detect (),
|
156 |
|
|
.rx_k2detect (),
|
157 |
|
|
.rx_locktodata (),
|
158 |
|
|
.rx_locktorefclk (),
|
159 |
|
|
.rx_phfifooverflow (),
|
160 |
|
|
.rx_phfifordenable (),
|
161 |
|
|
.rx_phfiforeset (),
|
162 |
|
|
.rx_phfifounderflow (),
|
163 |
|
|
.rx_phfifowrdisable (),
|
164 |
|
|
.rx_pll_locked (),
|
165 |
|
|
.rx_powerdown (),
|
166 |
|
|
.rx_recovclkout (),
|
167 |
|
|
.rx_revbyteorderwa (),
|
168 |
|
|
.rx_rlv (),
|
169 |
|
|
.rx_rmfifoalmostempty (),
|
170 |
|
|
.rx_rmfifoalmostfull (),
|
171 |
|
|
.rx_rmfifodatadeleted (),
|
172 |
|
|
.rx_rmfifodatainserted (),
|
173 |
|
|
.rx_rmfifoempty (),
|
174 |
|
|
.rx_rmfifofull (),
|
175 |
|
|
.rx_rmfifordena (),
|
176 |
|
|
.rx_rmfiforeset (),
|
177 |
|
|
.rx_rmfifowrena (),
|
178 |
|
|
.rx_runningdisp (),
|
179 |
|
|
.rx_signaldetect (),
|
180 |
|
|
.rx_syncstatus (),
|
181 |
|
|
.tx_coreclk (),
|
182 |
|
|
.tx_ctrlenable (),
|
183 |
|
|
.tx_datainfull (),
|
184 |
|
|
.tx_detectrxloop (),
|
185 |
|
|
.tx_dispval (),
|
186 |
|
|
.tx_forcedisp (),
|
187 |
|
|
.tx_forcedispcompliance (),
|
188 |
|
|
.tx_forceelecidle (),
|
189 |
|
|
.tx_invpolarity (),
|
190 |
|
|
.tx_phfifooverflow (),
|
191 |
|
|
.tx_phfiforeset (),
|
192 |
|
|
.tx_phfifounderflow (),
|
193 |
|
|
.tx_revparallellpbken ()
|
194 |
|
|
// synopsys translate_on
|
195 |
|
|
);
|
196 |
|
|
defparam
|
197 |
|
|
alt2gxb_component.cmu_pll_inclock_period = 8000,
|
198 |
|
|
alt2gxb_component.cmu_pll_loop_filter_resistor_control = 3,
|
199 |
|
|
alt2gxb_component.digitalreset_port_width = 1,
|
200 |
|
|
alt2gxb_component.en_local_clk_div_ctrl = "true",
|
201 |
|
|
alt2gxb_component.equalizer_ctrl_a_setting = 0,
|
202 |
|
|
alt2gxb_component.equalizer_ctrl_b_setting = 0,
|
203 |
|
|
alt2gxb_component.equalizer_ctrl_c_setting = 0,
|
204 |
|
|
alt2gxb_component.equalizer_ctrl_d_setting = 0,
|
205 |
|
|
alt2gxb_component.equalizer_ctrl_v_setting = 0,
|
206 |
|
|
alt2gxb_component.equalizer_dcgain_setting = 0,
|
207 |
|
|
alt2gxb_component.intended_device_family = "Stratix II GX",
|
208 |
|
|
alt2gxb_component.loopback_mode = "slb",
|
209 |
|
|
alt2gxb_component.lpm_type = "alt2gxb",
|
210 |
|
|
alt2gxb_component.number_of_channels = 1,
|
211 |
|
|
alt2gxb_component.operation_mode = "duplex",
|
212 |
|
|
alt2gxb_component.pll_legal_multiplier_list = "disable_4_5_mult_above_3125",
|
213 |
|
|
alt2gxb_component.preemphasis_ctrl_1stposttap_setting = 0,
|
214 |
|
|
alt2gxb_component.preemphasis_ctrl_2ndposttap_inv_setting = "false",
|
215 |
|
|
alt2gxb_component.preemphasis_ctrl_2ndposttap_setting = 0,
|
216 |
|
|
alt2gxb_component.preemphasis_ctrl_pretap_inv_setting = "false",
|
217 |
|
|
alt2gxb_component.preemphasis_ctrl_pretap_setting = 0,
|
218 |
|
|
alt2gxb_component.protocol = "3g_basic",
|
219 |
|
|
alt2gxb_component.receiver_termination = "oct_100_ohms",
|
220 |
|
|
alt2gxb_component.reconfig_dprio_mode = 0,
|
221 |
|
|
alt2gxb_component.reverse_loopback_mode = "none",
|
222 |
|
|
alt2gxb_component.rx_8b_10b_compatibility_mode = "false",
|
223 |
|
|
alt2gxb_component.rx_8b_10b_mode = "none",
|
224 |
|
|
alt2gxb_component.rx_align_loss_sync_error_num = 1,
|
225 |
|
|
alt2gxb_component.rx_align_pattern = "0101111100",
|
226 |
|
|
alt2gxb_component.rx_align_pattern_length = 10,
|
227 |
|
|
alt2gxb_component.rx_allow_align_polarity_inversion = "false",
|
228 |
|
|
alt2gxb_component.rx_allow_pipe_polarity_inversion = "false",
|
229 |
|
|
alt2gxb_component.rx_bandwidth_mode = 1,
|
230 |
|
|
alt2gxb_component.rx_bitslip_enable = "false",
|
231 |
|
|
alt2gxb_component.rx_byte_ordering_mode = "none",
|
232 |
|
|
alt2gxb_component.rx_channel_width = 10,
|
233 |
|
|
alt2gxb_component.rx_common_mode = "0.9v",
|
234 |
|
|
alt2gxb_component.rx_cru_inclock_period = 8000,
|
235 |
|
|
alt2gxb_component.rx_cru_pre_divide_by = 1,
|
236 |
|
|
alt2gxb_component.rx_datapath_protocol = "basic",
|
237 |
|
|
alt2gxb_component.rx_data_rate = 1250,
|
238 |
|
|
alt2gxb_component.rx_data_rate_remainder = 0,
|
239 |
|
|
alt2gxb_component.rx_disable_auto_idle_insertion = "true",
|
240 |
|
|
alt2gxb_component.rx_enable_bit_reversal = "false",
|
241 |
|
|
alt2gxb_component.rx_enable_deep_align_byte_swap = "false",
|
242 |
|
|
alt2gxb_component.rx_enable_lock_to_data_sig = "false",
|
243 |
|
|
alt2gxb_component.rx_enable_lock_to_refclk_sig = "false",
|
244 |
|
|
alt2gxb_component.rx_enable_self_test_mode = "false",
|
245 |
|
|
alt2gxb_component.rx_enable_true_complement_match_in_word_align = "false",
|
246 |
|
|
alt2gxb_component.rx_flip_rx_out = "false",
|
247 |
|
|
alt2gxb_component.rx_force_signal_detect = "true",
|
248 |
|
|
alt2gxb_component.rx_num_align_cons_good_data = 1,
|
249 |
|
|
alt2gxb_component.rx_num_align_cons_pat = 1,
|
250 |
|
|
alt2gxb_component.rx_ppmselect = 32,
|
251 |
|
|
alt2gxb_component.rx_rate_match_fifo_mode = "none",
|
252 |
|
|
alt2gxb_component.rx_run_length_enable = "false",
|
253 |
|
|
alt2gxb_component.rx_signal_detect_threshold = 2,
|
254 |
|
|
alt2gxb_component.rx_use_align_state_machine = "true",
|
255 |
|
|
alt2gxb_component.rx_use_clkout = "true",
|
256 |
|
|
alt2gxb_component.rx_use_coreclk = "false",
|
257 |
|
|
alt2gxb_component.rx_use_cruclk = "true",
|
258 |
|
|
alt2gxb_component.rx_use_deserializer_double_data_mode = "false",
|
259 |
|
|
alt2gxb_component.rx_use_deskew_fifo = "false",
|
260 |
|
|
alt2gxb_component.rx_use_double_data_mode = "false",
|
261 |
|
|
alt2gxb_component.transmitter_termination = "oct_100_ohms",
|
262 |
|
|
alt2gxb_component.tx_8b_10b_compatibility_mode = "false",
|
263 |
|
|
alt2gxb_component.tx_8b_10b_mode = "none",
|
264 |
|
|
alt2gxb_component.tx_allow_polarity_inversion = "false",
|
265 |
|
|
alt2gxb_component.tx_analog_power = "1.5v",
|
266 |
|
|
alt2gxb_component.tx_channel_width = 10,
|
267 |
|
|
alt2gxb_component.tx_common_mode = "0.6v",
|
268 |
|
|
alt2gxb_component.tx_data_rate = 1250,
|
269 |
|
|
alt2gxb_component.tx_data_rate_remainder = 0,
|
270 |
|
|
alt2gxb_component.tx_enable_bit_reversal = "false",
|
271 |
|
|
alt2gxb_component.tx_enable_idle_selection = "false",
|
272 |
|
|
alt2gxb_component.tx_enable_self_test_mode = "false",
|
273 |
|
|
alt2gxb_component.tx_flip_tx_in = "false",
|
274 |
|
|
alt2gxb_component.tx_force_disparity_mode = "false",
|
275 |
|
|
alt2gxb_component.tx_refclk_divide_by = 1,
|
276 |
|
|
alt2gxb_component.tx_transmit_protocol = "basic",
|
277 |
|
|
alt2gxb_component.tx_use_coreclk = "false",
|
278 |
|
|
alt2gxb_component.tx_use_double_data_mode = "false",
|
279 |
|
|
alt2gxb_component.tx_use_serializer_double_data_mode = "false",
|
280 |
|
|
alt2gxb_component.use_calibration_block = "true",
|
281 |
|
|
alt2gxb_component.vod_ctrl_setting = 3;
|
282 |
|
|
|
283 |
|
|
|
284 |
|
|
endmodule
|
285 |
|
|
|
286 |
|
|
// ============================================================
|
287 |
|
|
// CNX file retrieval info
|
288 |
|
|
// ============================================================
|
289 |
|
|
// Retrieval info: PRIVATE: ALT_SIMLIB_GEN STRING "1"
|
290 |
|
|
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Stratix II GX"
|
291 |
|
|
// Retrieval info: PRIVATE: NUM_KEYS NUMERIC "71"
|
292 |
|
|
// Retrieval info: PRIVATE: RECONFIG_PROTOCOL STRING "BASIC"
|
293 |
|
|
// Retrieval info: PRIVATE: RECONFIG_SUBPROTOCOL STRING "none"
|
294 |
|
|
// Retrieval info: PRIVATE: RX_ENABLE_DC_COUPLING STRING "false"
|
295 |
|
|
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
|
296 |
|
|
// Retrieval info: PRIVATE: WIZ_DATA_RATE STRING "1250.00"
|
297 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_INCLK_FREQ_ARRAY STRING "312.500000 250.000000 156.250000 125.000000"
|
298 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_INPUT_A STRING "2500"
|
299 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_INPUT_A_UNIT STRING "Mbps"
|
300 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_INPUT_B STRING "312.500000"
|
301 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_INPUT_B_UNIT STRING "MHz"
|
302 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_INPUT_SELECTION NUMERIC "0"
|
303 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK0_FREQ STRING "125.0"
|
304 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK0_PROTOCOL STRING "Basic"
|
305 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK1_FREQ STRING "250"
|
306 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK1_PROTOCOL STRING "Basic"
|
307 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK2_FREQ STRING "250"
|
308 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK2_PROTOCOL STRING "Basic"
|
309 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK3_FREQ STRING "250"
|
310 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK3_PROTOCOL STRING "Basic"
|
311 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK4_FREQ STRING "250"
|
312 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK4_PROTOCOL STRING "Basic"
|
313 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK5_FREQ STRING "250"
|
314 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK5_PROTOCOL STRING "Basic"
|
315 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK6_FREQ STRING "250"
|
316 |
|
|
// Retrieval info: PRIVATE: WIZ_DPRIO_REF_CLK6_PROTOCOL STRING "Basic"
|
317 |
|
|
// Retrieval info: PRIVATE: WIZ_ENABLE_EQUALIZER_CTRL NUMERIC "0"
|
318 |
|
|
// Retrieval info: PRIVATE: WIZ_EQUALIZER_CTRL_SETTING NUMERIC "0"
|
319 |
|
|
// Retrieval info: PRIVATE: WIZ_FORCE_DEFAULT_SETTINGS NUMERIC "0"
|
320 |
|
|
// Retrieval info: PRIVATE: WIZ_INCLK_FREQ STRING "125.0"
|
321 |
|
|
// Retrieval info: PRIVATE: WIZ_INCLK_FREQ_ARRAY STRING "62.5 78.125 125.0 156.25 250.0 312.5"
|
322 |
|
|
// Retrieval info: PRIVATE: WIZ_INPUT_A STRING "1250.00"
|
323 |
|
|
// Retrieval info: PRIVATE: WIZ_INPUT_A_UNIT STRING "Mbps"
|
324 |
|
|
// Retrieval info: PRIVATE: WIZ_INPUT_B STRING "125.0"
|
325 |
|
|
// Retrieval info: PRIVATE: WIZ_INPUT_B_UNIT STRING "MHz"
|
326 |
|
|
// Retrieval info: PRIVATE: WIZ_INPUT_SELECTION NUMERIC "0"
|
327 |
|
|
// Retrieval info: PRIVATE: WIZ_PROTOCOL STRING "Basic"
|
328 |
|
|
// Retrieval info: PRIVATE: WIZ_SUBPROTOCOL STRING "Serial Loopback"
|
329 |
|
|
// Retrieval info: PRIVATE: WIZ_WORD_ALIGN_FLIP_PATTERN STRING "0"
|
330 |
|
|
// Retrieval info: CONSTANT: CMU_PLL_INCLOCK_PERIOD NUMERIC "8000"
|
331 |
|
|
// Retrieval info: CONSTANT: CMU_PLL_LOOP_FILTER_RESISTOR_CONTROL NUMERIC "3"
|
332 |
|
|
// Retrieval info: CONSTANT: DIGITALRESET_PORT_WIDTH NUMERIC "1"
|
333 |
|
|
// Retrieval info: CONSTANT: EN_LOCAL_CLK_DIV_CTRL STRING "true"
|
334 |
|
|
// Retrieval info: CONSTANT: EQUALIZER_CTRL_A_SETTING NUMERIC "0"
|
335 |
|
|
// Retrieval info: CONSTANT: EQUALIZER_CTRL_B_SETTING NUMERIC "0"
|
336 |
|
|
// Retrieval info: CONSTANT: EQUALIZER_CTRL_C_SETTING NUMERIC "0"
|
337 |
|
|
// Retrieval info: CONSTANT: EQUALIZER_CTRL_D_SETTING NUMERIC "0"
|
338 |
|
|
// Retrieval info: CONSTANT: EQUALIZER_CTRL_V_SETTING NUMERIC "0"
|
339 |
|
|
// Retrieval info: CONSTANT: EQUALIZER_DCGAIN_SETTING NUMERIC "0"
|
340 |
|
|
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Stratix II GX"
|
341 |
|
|
// Retrieval info: CONSTANT: LOOPBACK_MODE STRING "slb"
|
342 |
|
|
// Retrieval info: CONSTANT: LPM_TYPE STRING "alt2gxb"
|
343 |
|
|
// Retrieval info: CONSTANT: NUMBER_OF_CHANNELS NUMERIC "1"
|
344 |
|
|
// Retrieval info: CONSTANT: OPERATION_MODE STRING "duplex"
|
345 |
|
|
// Retrieval info: CONSTANT: PLL_LEGAL_MULTIPLIER_LIST STRING "disable_4_5_mult_above_3125"
|
346 |
|
|
// Retrieval info: CONSTANT: PREEMPHASIS_CTRL_1STPOSTTAP_SETTING NUMERIC "0"
|
347 |
|
|
// Retrieval info: CONSTANT: PREEMPHASIS_CTRL_2NDPOSTTAP_INV_SETTING STRING "false"
|
348 |
|
|
// Retrieval info: CONSTANT: PREEMPHASIS_CTRL_2NDPOSTTAP_SETTING NUMERIC "0"
|
349 |
|
|
// Retrieval info: CONSTANT: PREEMPHASIS_CTRL_PRETAP_INV_SETTING STRING "false"
|
350 |
|
|
// Retrieval info: CONSTANT: PREEMPHASIS_CTRL_PRETAP_SETTING NUMERIC "0"
|
351 |
|
|
// Retrieval info: CONSTANT: PROTOCOL STRING "3g_basic"
|
352 |
|
|
// Retrieval info: CONSTANT: RECEIVER_TERMINATION STRING "oct_100_ohms"
|
353 |
|
|
// Retrieval info: CONSTANT: RECONFIG_DPRIO_MODE NUMERIC "0"
|
354 |
|
|
// Retrieval info: CONSTANT: REVERSE_LOOPBACK_MODE STRING "none"
|
355 |
|
|
// Retrieval info: CONSTANT: RX_8B_10B_COMPATIBILITY_MODE STRING "false"
|
356 |
|
|
// Retrieval info: CONSTANT: RX_8B_10B_MODE STRING "none"
|
357 |
|
|
// Retrieval info: CONSTANT: RX_ALIGN_LOSS_SYNC_ERROR_NUM NUMERIC "1"
|
358 |
|
|
// Retrieval info: CONSTANT: RX_ALIGN_PATTERN STRING "0101111100"
|
359 |
|
|
// Retrieval info: CONSTANT: RX_ALIGN_PATTERN_LENGTH NUMERIC "10"
|
360 |
|
|
// Retrieval info: CONSTANT: RX_ALLOW_ALIGN_POLARITY_INVERSION STRING "false"
|
361 |
|
|
// Retrieval info: CONSTANT: RX_ALLOW_PIPE_POLARITY_INVERSION STRING "false"
|
362 |
|
|
// Retrieval info: CONSTANT: RX_BANDWIDTH_MODE NUMERIC "1"
|
363 |
|
|
// Retrieval info: CONSTANT: RX_BITSLIP_ENABLE STRING "false"
|
364 |
|
|
// Retrieval info: CONSTANT: RX_BYTE_ORDERING_MODE STRING "none"
|
365 |
|
|
// Retrieval info: CONSTANT: RX_CHANNEL_WIDTH NUMERIC "10"
|
366 |
|
|
// Retrieval info: CONSTANT: RX_COMMON_MODE STRING "0.9v"
|
367 |
|
|
// Retrieval info: CONSTANT: RX_CRU_INCLOCK_PERIOD NUMERIC "8000"
|
368 |
|
|
// Retrieval info: CONSTANT: RX_CRU_PRE_DIVIDE_BY NUMERIC "1"
|
369 |
|
|
// Retrieval info: CONSTANT: RX_DATAPATH_PROTOCOL STRING "basic"
|
370 |
|
|
// Retrieval info: CONSTANT: RX_DATA_RATE NUMERIC "1250"
|
371 |
|
|
// Retrieval info: CONSTANT: RX_DATA_RATE_REMAINDER NUMERIC "0"
|
372 |
|
|
// Retrieval info: CONSTANT: RX_DISABLE_AUTO_IDLE_INSERTION STRING "true"
|
373 |
|
|
// Retrieval info: CONSTANT: RX_ENABLE_BIT_REVERSAL STRING "false"
|
374 |
|
|
// Retrieval info: CONSTANT: RX_ENABLE_DEEP_ALIGN_BYTE_SWAP STRING "false"
|
375 |
|
|
// Retrieval info: CONSTANT: RX_ENABLE_LOCK_TO_DATA_SIG STRING "false"
|
376 |
|
|
// Retrieval info: CONSTANT: RX_ENABLE_LOCK_TO_REFCLK_SIG STRING "false"
|
377 |
|
|
// Retrieval info: CONSTANT: RX_ENABLE_SELF_TEST_MODE STRING "false"
|
378 |
|
|
// Retrieval info: CONSTANT: RX_ENABLE_TRUE_COMPLEMENT_MATCH_IN_WORD_ALIGN STRING "false"
|
379 |
|
|
// Retrieval info: CONSTANT: RX_FLIP_RX_OUT STRING "false"
|
380 |
|
|
// Retrieval info: CONSTANT: RX_FORCE_SIGNAL_DETECT STRING "true"
|
381 |
|
|
// Retrieval info: CONSTANT: RX_NUM_ALIGN_CONS_GOOD_DATA NUMERIC "1"
|
382 |
|
|
// Retrieval info: CONSTANT: RX_NUM_ALIGN_CONS_PAT NUMERIC "1"
|
383 |
|
|
// Retrieval info: CONSTANT: RX_PPMSELECT NUMERIC "32"
|
384 |
|
|
// Retrieval info: CONSTANT: RX_RATE_MATCH_FIFO_MODE STRING "none"
|
385 |
|
|
// Retrieval info: CONSTANT: RX_RUN_LENGTH_ENABLE STRING "false"
|
386 |
|
|
// Retrieval info: CONSTANT: RX_SIGNAL_DETECT_THRESHOLD NUMERIC "2"
|
387 |
|
|
// Retrieval info: CONSTANT: RX_USE_ALIGN_STATE_MACHINE STRING "true"
|
388 |
|
|
// Retrieval info: CONSTANT: RX_USE_CLKOUT STRING "true"
|
389 |
|
|
// Retrieval info: CONSTANT: RX_USE_CORECLK STRING "false"
|
390 |
|
|
// Retrieval info: CONSTANT: RX_USE_CRUCLK STRING "true"
|
391 |
|
|
// Retrieval info: CONSTANT: RX_USE_DESERIALIZER_DOUBLE_DATA_MODE STRING "false"
|
392 |
|
|
// Retrieval info: CONSTANT: RX_USE_DESKEW_FIFO STRING "false"
|
393 |
|
|
// Retrieval info: CONSTANT: RX_USE_DOUBLE_DATA_MODE STRING "false"
|
394 |
|
|
// Retrieval info: CONSTANT: TRANSMITTER_TERMINATION STRING "oct_100_ohms"
|
395 |
|
|
// Retrieval info: CONSTANT: TX_8B_10B_COMPATIBILITY_MODE STRING "false"
|
396 |
|
|
// Retrieval info: CONSTANT: TX_8B_10B_MODE STRING "none"
|
397 |
|
|
// Retrieval info: CONSTANT: TX_ALLOW_POLARITY_INVERSION STRING "false"
|
398 |
|
|
// Retrieval info: CONSTANT: TX_ANALOG_POWER STRING "1.5v"
|
399 |
|
|
// Retrieval info: CONSTANT: TX_CHANNEL_WIDTH NUMERIC "10"
|
400 |
|
|
// Retrieval info: CONSTANT: TX_COMMON_MODE STRING "0.6v"
|
401 |
|
|
// Retrieval info: CONSTANT: TX_DATA_RATE NUMERIC "1250"
|
402 |
|
|
// Retrieval info: CONSTANT: TX_DATA_RATE_REMAINDER NUMERIC "0"
|
403 |
|
|
// Retrieval info: CONSTANT: TX_ENABLE_BIT_REVERSAL STRING "false"
|
404 |
|
|
// Retrieval info: CONSTANT: TX_ENABLE_IDLE_SELECTION STRING "false"
|
405 |
|
|
// Retrieval info: CONSTANT: TX_ENABLE_SELF_TEST_MODE STRING "false"
|
406 |
|
|
// Retrieval info: CONSTANT: TX_FLIP_TX_IN STRING "false"
|
407 |
|
|
// Retrieval info: CONSTANT: TX_FORCE_DISPARITY_MODE STRING "false"
|
408 |
|
|
// Retrieval info: CONSTANT: TX_REFCLK_DIVIDE_BY NUMERIC "1"
|
409 |
|
|
// Retrieval info: CONSTANT: TX_TRANSMIT_PROTOCOL STRING "basic"
|
410 |
|
|
// Retrieval info: CONSTANT: TX_USE_CORECLK STRING "false"
|
411 |
|
|
// Retrieval info: CONSTANT: TX_USE_DOUBLE_DATA_MODE STRING "false"
|
412 |
|
|
// Retrieval info: CONSTANT: TX_USE_SERIALIZER_DOUBLE_DATA_MODE STRING "false"
|
413 |
|
|
// Retrieval info: CONSTANT: USE_CALIBRATION_BLOCK STRING "true"
|
414 |
|
|
// Retrieval info: CONSTANT: VOD_CTRL_SETTING NUMERIC "3"
|
415 |
|
|
// Retrieval info: USED_PORT: cal_blk_clk 0 0 0 0 INPUT NODEFVAL "cal_blk_clk"
|
416 |
|
|
// Retrieval info: USED_PORT: gxb_powerdown 0 0 1 0 INPUT NODEFVAL "gxb_powerdown[0..0]"
|
417 |
|
|
// Retrieval info: USED_PORT: pll_inclk 0 0 0 0 INPUT NODEFVAL "pll_inclk"
|
418 |
|
|
// Retrieval info: USED_PORT: rx_analogreset 0 0 1 0 INPUT NODEFVAL "rx_analogreset[0..0]"
|
419 |
|
|
// Retrieval info: USED_PORT: rx_clkout 0 0 1 0 OUTPUT NODEFVAL "rx_clkout[0..0]"
|
420 |
|
|
// Retrieval info: USED_PORT: rx_cruclk 0 0 1 0 INPUT GND "rx_cruclk[0..0]"
|
421 |
|
|
// Retrieval info: USED_PORT: rx_datain 0 0 1 0 INPUT NODEFVAL "rx_datain[0..0]"
|
422 |
|
|
// Retrieval info: USED_PORT: rx_dataout 0 0 10 0 OUTPUT NODEFVAL "rx_dataout[9..0]"
|
423 |
|
|
// Retrieval info: USED_PORT: rx_digitalreset 0 0 1 0 INPUT NODEFVAL "rx_digitalreset[0..0]"
|
424 |
|
|
// Retrieval info: USED_PORT: rx_patterndetect 0 0 1 0 OUTPUT NODEFVAL "rx_patterndetect[0..0]"
|
425 |
|
|
// Retrieval info: USED_PORT: rx_seriallpbken 0 0 1 0 INPUT NODEFVAL "rx_seriallpbken[0..0]"
|
426 |
|
|
// Retrieval info: USED_PORT: tx_clkout 0 0 1 0 OUTPUT NODEFVAL "tx_clkout[0..0]"
|
427 |
|
|
// Retrieval info: USED_PORT: tx_datain 0 0 10 0 INPUT NODEFVAL "tx_datain[9..0]"
|
428 |
|
|
// Retrieval info: USED_PORT: tx_dataout 0 0 1 0 OUTPUT NODEFVAL "tx_dataout[0..0]"
|
429 |
|
|
// Retrieval info: USED_PORT: tx_digitalreset 0 0 1 0 INPUT NODEFVAL "tx_digitalreset[0..0]"
|
430 |
|
|
// Retrieval info: CONNECT: rx_patterndetect 0 0 1 0 @rx_patterndetect 0 0 1 0
|
431 |
|
|
// Retrieval info: CONNECT: @rx_analogreset 0 0 1 0 rx_analogreset 0 0 1 0
|
432 |
|
|
// Retrieval info: CONNECT: @gxb_powerdown 0 0 1 0 gxb_powerdown 0 0 1 0
|
433 |
|
|
// Retrieval info: CONNECT: rx_dataout 0 0 10 0 @rx_dataout 0 0 10 0
|
434 |
|
|
// Retrieval info: CONNECT: @cal_blk_clk 0 0 0 0 cal_blk_clk 0 0 0 0
|
435 |
|
|
// Retrieval info: CONNECT: @tx_digitalreset 0 0 1 0 tx_digitalreset 0 0 1 0
|
436 |
|
|
// Retrieval info: CONNECT: @rx_revbitorderwa 0 0 1 0 GND 0 0 1 0
|
437 |
|
|
// Retrieval info: CONNECT: @rx_seriallpbken 0 0 1 0 rx_seriallpbken 0 0 1 0
|
438 |
|
|
// Retrieval info: CONNECT: rx_clkout 0 0 1 0 @rx_clkout 0 0 1 0
|
439 |
|
|
// Retrieval info: CONNECT: @rx_digitalreset 0 0 1 0 rx_digitalreset 0 0 1 0
|
440 |
|
|
// Retrieval info: CONNECT: tx_clkout 0 0 1 0 @tx_clkout 0 0 1 0
|
441 |
|
|
// Retrieval info: CONNECT: @rx_cruclk 0 0 1 0 rx_cruclk 0 0 1 0
|
442 |
|
|
// Retrieval info: CONNECT: @pll_inclk 0 0 0 0 pll_inclk 0 0 0 0
|
443 |
|
|
// Retrieval info: CONNECT: tx_dataout 0 0 1 0 @tx_dataout 0 0 1 0
|
444 |
|
|
// Retrieval info: CONNECT: @tx_datain 0 0 10 0 tx_datain 0 0 10 0
|
445 |
|
|
// Retrieval info: CONNECT: @rx_datain 0 0 1 0 rx_datain 0 0 1 0
|
446 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_tse_alt2gxb_basic.v TRUE FALSE
|
447 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_tse_alt2gxb_basic.ppf TRUE FALSE
|
448 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_tse_alt2gxb_basic.inc FALSE FALSE
|
449 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_tse_alt2gxb_basic.cmp FALSE FALSE
|
450 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_tse_alt2gxb_basic.bsf FALSE FALSE
|
451 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_tse_alt2gxb_basic_inst.v FALSE FALSE
|
452 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_tse_alt2gxb_basic_bb.v FALSE FALSE
|
453 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_tse_alt2gxb_basic.vo TRUE FALSE
|