1 |
9 |
jefflieu |
// -------------------------------------------------------------------------
|
2 |
|
|
// -------------------------------------------------------------------------
|
3 |
|
|
//
|
4 |
|
|
// Revision Control Information
|
5 |
|
|
//
|
6 |
|
|
// $RCSfile: altera_tse_gxb_gige_inst.v,v $
|
7 |
|
|
// $Source: /ipbu/cvs/sio/projects/TriSpeedEthernet/src/RTL/Top_level_modules/altera_tse_gxb_gige_inst.v,v $
|
8 |
|
|
//
|
9 |
|
|
// $Revision: #1 $
|
10 |
|
|
// $Date: 2011/11/10 $
|
11 |
|
|
// Check in by : $Author: max $
|
12 |
|
|
// Author : Siew Kong NG
|
13 |
|
|
//
|
14 |
|
|
// Project : Triple Speed Ethernet - 1000 BASE-X PCS
|
15 |
|
|
//
|
16 |
|
|
// Description :
|
17 |
|
|
//
|
18 |
|
|
// Instantiation for Alt2gxb, Alt4gxb
|
19 |
|
|
|
20 |
|
|
//
|
21 |
|
|
// ALTERA Confidential and Proprietary
|
22 |
|
|
// Copyright 2007 (c) Altera Corporation
|
23 |
|
|
// All rights reserved
|
24 |
|
|
//
|
25 |
|
|
// -------------------------------------------------------------------------
|
26 |
|
|
// -------------------------------------------------------------------------
|
27 |
|
|
|
28 |
|
|
//Legal Notice: (C)2007 Altera Corporation. All rights reserved. Your
|
29 |
|
|
//use of Altera Corporation's design tools, logic functions and other
|
30 |
|
|
//software and tools, and its AMPP partner logic functions, and any
|
31 |
|
|
//output files any of the foregoing (including device programming or
|
32 |
|
|
//simulation files), and any associated documentation or information are
|
33 |
|
|
//expressly subject to the terms and conditions of the Altera Program
|
34 |
|
|
//License Subscription Agreement or other applicable license agreement,
|
35 |
|
|
//including, without limitation, that your use is for the sole purpose
|
36 |
|
|
//of programming logic devices manufactured by Altera and sold by Altera
|
37 |
|
|
//or its authorized distributors. Please refer to the applicable
|
38 |
|
|
//agreement for further details.
|
39 |
|
|
|
40 |
|
|
module altera_tse_gxb_gige_inst (
|
41 |
|
|
cal_blk_clk,
|
42 |
|
|
gxb_powerdown,
|
43 |
|
|
pll_inclk,
|
44 |
|
|
reconfig_clk,
|
45 |
|
|
reconfig_togxb,
|
46 |
|
|
rx_analogreset,
|
47 |
|
|
rx_cruclk,
|
48 |
|
|
rx_datain,
|
49 |
|
|
rx_digitalreset,
|
50 |
|
|
rx_seriallpbken,
|
51 |
|
|
tx_ctrlenable,
|
52 |
|
|
tx_datain,
|
53 |
|
|
tx_digitalreset,
|
54 |
|
|
pll_powerdown,
|
55 |
|
|
pll_locked,
|
56 |
|
|
rx_freqlocked,
|
57 |
|
|
reconfig_fromgxb,
|
58 |
|
|
rx_ctrldetect,
|
59 |
|
|
rx_clkout,
|
60 |
|
|
rx_dataout,
|
61 |
|
|
rx_disperr,
|
62 |
|
|
rx_errdetect,
|
63 |
|
|
rx_patterndetect,
|
64 |
|
|
rx_rlv,
|
65 |
|
|
rx_syncstatus,
|
66 |
|
|
tx_clkout,
|
67 |
|
|
tx_dataout,
|
68 |
|
|
rx_recovclkout,
|
69 |
|
|
rx_rmfifodatadeleted,
|
70 |
|
|
rx_rmfifodatainserted,
|
71 |
|
|
rx_runningdisp
|
72 |
|
|
);
|
73 |
|
|
parameter DEVICE_FAMILY = "ARRIAGX"; // The device family the the core is targetted for.
|
74 |
|
|
parameter STARTING_CHANNEL_NUMBER = 0;
|
75 |
|
|
parameter ENABLE_ALT_RECONFIG = 0;
|
76 |
|
|
parameter ENABLE_SGMII = 1; // Use to determine rate match FIFO in ALTGX GIGE mode
|
77 |
|
|
|
78 |
|
|
|
79 |
|
|
|
80 |
|
|
input cal_blk_clk;
|
81 |
|
|
input gxb_powerdown;
|
82 |
|
|
input pll_inclk;
|
83 |
|
|
input reconfig_clk;
|
84 |
|
|
input [3:0] reconfig_togxb;
|
85 |
|
|
input rx_analogreset;
|
86 |
|
|
input rx_cruclk;
|
87 |
|
|
input rx_datain;
|
88 |
|
|
input rx_digitalreset;
|
89 |
|
|
input rx_seriallpbken;
|
90 |
|
|
input tx_ctrlenable;
|
91 |
|
|
input [7:0] tx_datain;
|
92 |
|
|
input tx_digitalreset;
|
93 |
|
|
input pll_powerdown;
|
94 |
|
|
output pll_locked;
|
95 |
|
|
output rx_freqlocked;
|
96 |
|
|
output [16:0] reconfig_fromgxb;
|
97 |
|
|
output rx_ctrldetect;
|
98 |
|
|
output rx_clkout;
|
99 |
|
|
output [7:0] rx_dataout;
|
100 |
|
|
output rx_disperr;
|
101 |
|
|
output rx_errdetect;
|
102 |
|
|
output rx_patterndetect;
|
103 |
|
|
output rx_rlv;
|
104 |
|
|
output rx_syncstatus;
|
105 |
|
|
output tx_clkout;
|
106 |
|
|
output tx_dataout;
|
107 |
|
|
output rx_recovclkout;
|
108 |
|
|
output rx_rmfifodatadeleted;
|
109 |
|
|
output rx_rmfifodatainserted;
|
110 |
|
|
output rx_runningdisp;
|
111 |
|
|
|
112 |
|
|
|
113 |
|
|
wire [16:0] reconfig_fromgxb;
|
114 |
|
|
wire [2:0] reconfig_togxb_alt2gxb;
|
115 |
|
|
wire reconfig_fromgxb_alt2gxb;
|
116 |
|
|
wire wire_reconfig_clk;
|
117 |
|
|
wire [3:0] wire_reconfig_togxb;
|
118 |
|
|
|
119 |
|
|
(* altera_attribute = "-name MESSAGE_DISABLE 10036" *)
|
120 |
|
|
wire [16:0] wire_reconfig_fromgxb;
|
121 |
|
|
|
122 |
|
|
|
123 |
|
|
generate if (ENABLE_ALT_RECONFIG == 0)
|
124 |
|
|
begin
|
125 |
|
|
|
126 |
|
|
assign wire_reconfig_clk = 1'b0;
|
127 |
|
|
assign wire_reconfig_togxb = 4'b0010;
|
128 |
|
|
assign reconfig_fromgxb = {17{1'b0}};
|
129 |
|
|
|
130 |
|
|
end
|
131 |
|
|
else
|
132 |
|
|
begin
|
133 |
|
|
|
134 |
|
|
assign wire_reconfig_clk = reconfig_clk;
|
135 |
|
|
assign wire_reconfig_togxb = reconfig_togxb;
|
136 |
|
|
assign reconfig_fromgxb = wire_reconfig_fromgxb;
|
137 |
|
|
|
138 |
|
|
end
|
139 |
|
|
endgenerate
|
140 |
|
|
|
141 |
|
|
|
142 |
|
|
generate if ((DEVICE_FAMILY == "STRATIXIIGX" || DEVICE_FAMILY == "ARRIAGX") && (ENABLE_SGMII == 0))
|
143 |
|
|
begin
|
144 |
|
|
|
145 |
|
|
altera_tse_alt2gxb_gige the_altera_tse_alt2gxb_gige
|
146 |
|
|
(
|
147 |
|
|
.cal_blk_clk (cal_blk_clk),
|
148 |
|
|
.gxb_powerdown (gxb_powerdown),
|
149 |
|
|
.pll_inclk (pll_inclk),
|
150 |
|
|
.reconfig_clk(wire_reconfig_clk),
|
151 |
|
|
.reconfig_togxb(reconfig_togxb_alt2gxb),
|
152 |
|
|
.reconfig_fromgxb(reconfig_fromgxb_alt2gxb),
|
153 |
|
|
.rx_analogreset (rx_analogreset),
|
154 |
|
|
.rx_cruclk (rx_cruclk),
|
155 |
|
|
.rx_ctrldetect (rx_ctrldetect),
|
156 |
|
|
.rx_clkout (rx_clkout),
|
157 |
|
|
.rx_datain (rx_datain),
|
158 |
|
|
.rx_dataout (rx_dataout),
|
159 |
|
|
.rx_digitalreset (rx_digitalreset),
|
160 |
|
|
.rx_disperr (rx_disperr),
|
161 |
|
|
.rx_errdetect (rx_errdetect),
|
162 |
|
|
.rx_patterndetect (rx_patterndetect),
|
163 |
|
|
.rx_rlv (rx_rlv),
|
164 |
|
|
.rx_seriallpbken (rx_seriallpbken),
|
165 |
|
|
.rx_syncstatus (rx_syncstatus),
|
166 |
|
|
.tx_clkout (tx_clkout),
|
167 |
|
|
.tx_ctrlenable (tx_ctrlenable),
|
168 |
|
|
.tx_datain (tx_datain),
|
169 |
|
|
.tx_dataout (tx_dataout),
|
170 |
|
|
.tx_digitalreset (tx_digitalreset),
|
171 |
|
|
.rx_recovclkout(rx_recovclkout),
|
172 |
|
|
.rx_rmfifodatadeleted(rx_rmfifodatadeleted),
|
173 |
|
|
.rx_rmfifodatainserted(rx_rmfifodatainserted),
|
174 |
|
|
.rx_runningdisp(rx_runningdisp),
|
175 |
|
|
.rx_freqlocked(rx_freqlocked),
|
176 |
|
|
.pll_locked(pll_locked)
|
177 |
|
|
);
|
178 |
|
|
defparam
|
179 |
|
|
the_altera_tse_alt2gxb_gige.starting_channel_number = STARTING_CHANNEL_NUMBER,
|
180 |
|
|
the_altera_tse_alt2gxb_gige.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG;
|
181 |
|
|
|
182 |
|
|
|
183 |
|
|
assign reconfig_togxb_alt2gxb = wire_reconfig_togxb[2:0];
|
184 |
|
|
assign wire_reconfig_fromgxb = {{16{1'b0}}, reconfig_fromgxb_alt2gxb};
|
185 |
|
|
|
186 |
|
|
end
|
187 |
|
|
endgenerate
|
188 |
|
|
|
189 |
|
|
generate if ((DEVICE_FAMILY == "STRATIXIIGX" || DEVICE_FAMILY == "ARRIAGX") && (ENABLE_SGMII == 1))
|
190 |
|
|
begin
|
191 |
|
|
|
192 |
|
|
altera_tse_alt2gxb_gige_wo_rmfifo the_altera_tse_alt2gxb_gige_wo_rmfifo
|
193 |
|
|
(
|
194 |
|
|
.cal_blk_clk (cal_blk_clk),
|
195 |
|
|
.gxb_powerdown (gxb_powerdown),
|
196 |
|
|
.pll_inclk (pll_inclk),
|
197 |
|
|
.reconfig_clk(wire_reconfig_clk),
|
198 |
|
|
.reconfig_togxb(reconfig_togxb_alt2gxb),
|
199 |
|
|
.reconfig_fromgxb(reconfig_fromgxb_alt2gxb),
|
200 |
|
|
.rx_analogreset (rx_analogreset),
|
201 |
|
|
.rx_cruclk (rx_cruclk),
|
202 |
|
|
.rx_ctrldetect (rx_ctrldetect),
|
203 |
|
|
.rx_clkout (rx_clkout),
|
204 |
|
|
.rx_datain (rx_datain),
|
205 |
|
|
.rx_dataout (rx_dataout),
|
206 |
|
|
.rx_digitalreset (rx_digitalreset),
|
207 |
|
|
.rx_disperr (rx_disperr),
|
208 |
|
|
.rx_errdetect (rx_errdetect),
|
209 |
|
|
.rx_patterndetect (rx_patterndetect),
|
210 |
|
|
.rx_rlv (rx_rlv),
|
211 |
|
|
.rx_seriallpbken (rx_seriallpbken),
|
212 |
|
|
.rx_syncstatus (rx_syncstatus),
|
213 |
|
|
.tx_clkout (tx_clkout),
|
214 |
|
|
.tx_ctrlenable (tx_ctrlenable),
|
215 |
|
|
.tx_datain (tx_datain),
|
216 |
|
|
.tx_dataout (tx_dataout),
|
217 |
|
|
.tx_digitalreset (tx_digitalreset),
|
218 |
|
|
.rx_recovclkout(rx_recovclkout),
|
219 |
|
|
.rx_rmfifodatadeleted(),
|
220 |
|
|
.rx_rmfifodatainserted(),
|
221 |
|
|
.rx_runningdisp(rx_runningdisp),
|
222 |
|
|
.rx_freqlocked(rx_freqlocked),
|
223 |
|
|
.pll_locked(pll_locked)
|
224 |
|
|
);
|
225 |
|
|
defparam
|
226 |
|
|
the_altera_tse_alt2gxb_gige_wo_rmfifo.starting_channel_number = STARTING_CHANNEL_NUMBER,
|
227 |
|
|
the_altera_tse_alt2gxb_gige_wo_rmfifo.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG;
|
228 |
|
|
|
229 |
|
|
|
230 |
|
|
assign reconfig_togxb_alt2gxb = wire_reconfig_togxb[2:0];
|
231 |
|
|
assign wire_reconfig_fromgxb = {{16{1'b0}}, reconfig_fromgxb_alt2gxb};
|
232 |
|
|
|
233 |
|
|
assign rx_rmfifodatadeleted = 1'b0;
|
234 |
|
|
assign rx_rmfifodatainserted = 1'b0;
|
235 |
|
|
|
236 |
|
|
end
|
237 |
|
|
endgenerate
|
238 |
|
|
|
239 |
|
|
generate if ((DEVICE_FAMILY == "STRATIXIV" || DEVICE_FAMILY == "HARDCOPYIV" || DEVICE_FAMILY == "ARRIAIIGX" || DEVICE_FAMILY == "ARRIAIIGZ") && (ENABLE_SGMII == 0))
|
240 |
|
|
begin
|
241 |
|
|
|
242 |
|
|
altera_tse_alt4gxb_gige the_altera_tse_alt4gxb_gige
|
243 |
|
|
(
|
244 |
|
|
.cal_blk_clk (cal_blk_clk),
|
245 |
|
|
.fixedclk(wire_reconfig_clk),
|
246 |
|
|
.fixedclk_fast(6'b0),
|
247 |
|
|
.gxb_powerdown (gxb_powerdown),
|
248 |
|
|
.pll_inclk (pll_inclk),
|
249 |
|
|
.reconfig_clk(wire_reconfig_clk),
|
250 |
|
|
.reconfig_togxb(wire_reconfig_togxb),
|
251 |
|
|
.reconfig_fromgxb(wire_reconfig_fromgxb),
|
252 |
|
|
.rx_analogreset (rx_analogreset),
|
253 |
|
|
.rx_cruclk (rx_cruclk),
|
254 |
|
|
.rx_ctrldetect (rx_ctrldetect),
|
255 |
|
|
.rx_clkout (rx_clkout),
|
256 |
|
|
.rx_datain (rx_datain),
|
257 |
|
|
.rx_dataout (rx_dataout),
|
258 |
|
|
.rx_digitalreset (rx_digitalreset),
|
259 |
|
|
.rx_disperr (rx_disperr),
|
260 |
|
|
.rx_errdetect (rx_errdetect),
|
261 |
|
|
.rx_patterndetect (rx_patterndetect),
|
262 |
|
|
.rx_rlv (rx_rlv),
|
263 |
|
|
.rx_seriallpbken (rx_seriallpbken),
|
264 |
|
|
.rx_syncstatus (rx_syncstatus),
|
265 |
|
|
.tx_clkout (tx_clkout),
|
266 |
|
|
.tx_ctrlenable (tx_ctrlenable),
|
267 |
|
|
.tx_datain (tx_datain),
|
268 |
|
|
.tx_dataout (tx_dataout),
|
269 |
|
|
.tx_digitalreset (tx_digitalreset),
|
270 |
|
|
.rx_recovclkout(rx_recovclkout),
|
271 |
|
|
.rx_rmfifodatadeleted(rx_rmfifodatadeleted),
|
272 |
|
|
.rx_rmfifodatainserted(rx_rmfifodatainserted),
|
273 |
|
|
.rx_runningdisp(rx_runningdisp),
|
274 |
|
|
.pll_powerdown(pll_powerdown),
|
275 |
|
|
.rx_freqlocked(rx_freqlocked),
|
276 |
|
|
.pll_locked(pll_locked)
|
277 |
|
|
);
|
278 |
|
|
defparam
|
279 |
|
|
the_altera_tse_alt4gxb_gige.starting_channel_number = STARTING_CHANNEL_NUMBER;
|
280 |
|
|
|
281 |
|
|
end
|
282 |
|
|
endgenerate
|
283 |
|
|
|
284 |
|
|
generate if ((DEVICE_FAMILY == "STRATIXIV" || DEVICE_FAMILY == "HARDCOPYIV" || DEVICE_FAMILY == "ARRIAIIGX" || DEVICE_FAMILY == "ARRIAIIGZ" ) && (ENABLE_SGMII == 1))
|
285 |
|
|
begin
|
286 |
|
|
|
287 |
|
|
altera_tse_alt4gxb_gige_wo_rmfifo the_altera_tse_alt4gxb_gige_wo_rmfifo
|
288 |
|
|
(
|
289 |
|
|
.cal_blk_clk (cal_blk_clk),
|
290 |
|
|
.fixedclk(wire_reconfig_clk),
|
291 |
|
|
.fixedclk_fast(6'b0),
|
292 |
|
|
.gxb_powerdown (gxb_powerdown),
|
293 |
|
|
.pll_inclk (pll_inclk),
|
294 |
|
|
.reconfig_clk(wire_reconfig_clk),
|
295 |
|
|
.reconfig_togxb(wire_reconfig_togxb),
|
296 |
|
|
.reconfig_fromgxb(wire_reconfig_fromgxb),
|
297 |
|
|
.rx_analogreset (rx_analogreset),
|
298 |
|
|
.rx_cruclk (rx_cruclk),
|
299 |
|
|
.rx_ctrldetect (rx_ctrldetect),
|
300 |
|
|
.rx_clkout (rx_clkout),
|
301 |
|
|
.rx_datain (rx_datain),
|
302 |
|
|
.rx_dataout (rx_dataout),
|
303 |
|
|
.rx_digitalreset (rx_digitalreset),
|
304 |
|
|
.rx_disperr (rx_disperr),
|
305 |
|
|
.rx_errdetect (rx_errdetect),
|
306 |
|
|
.rx_patterndetect (rx_patterndetect),
|
307 |
|
|
.rx_rlv (rx_rlv),
|
308 |
|
|
.rx_seriallpbken (rx_seriallpbken),
|
309 |
|
|
.rx_syncstatus (rx_syncstatus),
|
310 |
|
|
.tx_clkout (tx_clkout),
|
311 |
|
|
.tx_ctrlenable (tx_ctrlenable),
|
312 |
|
|
.tx_datain (tx_datain),
|
313 |
|
|
.tx_dataout (tx_dataout),
|
314 |
|
|
.tx_digitalreset (tx_digitalreset),
|
315 |
|
|
.rx_recovclkout(rx_recovclkout),
|
316 |
|
|
.rx_rmfifodatadeleted(),
|
317 |
|
|
.rx_rmfifodatainserted(),
|
318 |
|
|
.rx_runningdisp(rx_runningdisp),
|
319 |
|
|
.pll_powerdown(pll_powerdown),
|
320 |
|
|
.rx_freqlocked(rx_freqlocked),
|
321 |
|
|
.pll_locked(pll_locked)
|
322 |
|
|
);
|
323 |
|
|
defparam
|
324 |
|
|
the_altera_tse_alt4gxb_gige_wo_rmfifo.starting_channel_number = STARTING_CHANNEL_NUMBER;
|
325 |
|
|
|
326 |
|
|
assign rx_rmfifodatadeleted = 1'b0;
|
327 |
|
|
assign rx_rmfifodatainserted = 1'b0;
|
328 |
|
|
|
329 |
|
|
end
|
330 |
|
|
endgenerate
|
331 |
|
|
|
332 |
|
|
|
333 |
|
|
generate if ((DEVICE_FAMILY == "CYCLONEIVGX") && (ENABLE_SGMII == 0))
|
334 |
|
|
begin
|
335 |
|
|
|
336 |
|
|
altera_tse_altgx_civgx_gige the_altera_tse_alt_gx_civgx
|
337 |
|
|
(
|
338 |
|
|
.cal_blk_clk (cal_blk_clk),
|
339 |
|
|
.fixedclk(wire_reconfig_clk),
|
340 |
|
|
.fixedclk_fast(1'b0),
|
341 |
|
|
.gxb_powerdown (gxb_powerdown),
|
342 |
|
|
.pll_inclk (pll_inclk),
|
343 |
|
|
.reconfig_clk(wire_reconfig_clk),
|
344 |
|
|
.reconfig_togxb(wire_reconfig_togxb),
|
345 |
|
|
.rx_analogreset (rx_analogreset),
|
346 |
|
|
.rx_ctrldetect (rx_ctrldetect),
|
347 |
|
|
.rx_clkout (rx_clkout),
|
348 |
|
|
.rx_datain (rx_datain),
|
349 |
|
|
.rx_dataout (rx_dataout),
|
350 |
|
|
.rx_digitalreset (rx_digitalreset),
|
351 |
|
|
.rx_disperr (rx_disperr),
|
352 |
|
|
.rx_errdetect (rx_errdetect),
|
353 |
|
|
.rx_patterndetect (rx_patterndetect),
|
354 |
|
|
.rx_rlv (rx_rlv),
|
355 |
|
|
.rx_syncstatus (rx_syncstatus),
|
356 |
|
|
.tx_clkout (tx_clkout),
|
357 |
|
|
.tx_ctrlenable (tx_ctrlenable),
|
358 |
|
|
.tx_datain (tx_datain),
|
359 |
|
|
.tx_dataout (tx_dataout),
|
360 |
|
|
.tx_digitalreset (tx_digitalreset),
|
361 |
|
|
.reconfig_fromgxb(wire_reconfig_fromgxb[4:0]),
|
362 |
|
|
.rx_recovclkout(rx_recovclkout),
|
363 |
|
|
.rx_rmfifodatadeleted(rx_rmfifodatadeleted),
|
364 |
|
|
.rx_rmfifodatainserted(rx_rmfifodatainserted),
|
365 |
|
|
.rx_runningdisp(rx_runningdisp),
|
366 |
|
|
.pll_areset(pll_powerdown),
|
367 |
|
|
.rx_freqlocked(rx_freqlocked),
|
368 |
|
|
.pll_locked(pll_locked)
|
369 |
|
|
);
|
370 |
|
|
defparam
|
371 |
|
|
the_altera_tse_alt_gx_civgx.starting_channel_number = STARTING_CHANNEL_NUMBER;
|
372 |
|
|
end
|
373 |
|
|
endgenerate
|
374 |
|
|
|
375 |
|
|
generate if ((DEVICE_FAMILY == "CYCLONEIVGX") && (ENABLE_SGMII == 1))
|
376 |
|
|
begin
|
377 |
|
|
|
378 |
|
|
altera_tse_altgx_civgx_gige_wo_rmfifo the_altera_tse_alt_gx_civgx_wo_rmfifo
|
379 |
|
|
(
|
380 |
|
|
.cal_blk_clk (cal_blk_clk),
|
381 |
|
|
.fixedclk(wire_reconfig_clk),
|
382 |
|
|
.fixedclk_fast(1'b0),
|
383 |
|
|
.gxb_powerdown (gxb_powerdown),
|
384 |
|
|
.pll_inclk (pll_inclk),
|
385 |
|
|
.reconfig_clk(wire_reconfig_clk),
|
386 |
|
|
.reconfig_togxb(wire_reconfig_togxb),
|
387 |
|
|
.rx_analogreset (rx_analogreset),
|
388 |
|
|
.rx_ctrldetect (rx_ctrldetect),
|
389 |
|
|
.rx_clkout (rx_clkout),
|
390 |
|
|
.rx_datain (rx_datain),
|
391 |
|
|
.rx_dataout (rx_dataout),
|
392 |
|
|
.rx_digitalreset (rx_digitalreset),
|
393 |
|
|
.rx_disperr (rx_disperr),
|
394 |
|
|
.rx_errdetect (rx_errdetect),
|
395 |
|
|
.rx_patterndetect (rx_patterndetect),
|
396 |
|
|
.rx_rlv (rx_rlv),
|
397 |
|
|
.rx_syncstatus (rx_syncstatus),
|
398 |
|
|
.tx_clkout (tx_clkout),
|
399 |
|
|
.tx_ctrlenable (tx_ctrlenable),
|
400 |
|
|
.tx_datain (tx_datain),
|
401 |
|
|
.tx_dataout (tx_dataout),
|
402 |
|
|
.tx_digitalreset (tx_digitalreset),
|
403 |
|
|
.reconfig_fromgxb(wire_reconfig_fromgxb[4:0]),
|
404 |
|
|
.rx_recovclkout(rx_recovclkout),
|
405 |
|
|
.rx_rmfifodatadeleted(),
|
406 |
|
|
.rx_rmfifodatainserted(),
|
407 |
|
|
.rx_runningdisp(rx_runningdisp),
|
408 |
|
|
.pll_areset(pll_powerdown),
|
409 |
|
|
.rx_freqlocked(rx_freqlocked),
|
410 |
|
|
.pll_locked(pll_locked)
|
411 |
|
|
);
|
412 |
|
|
defparam
|
413 |
|
|
the_altera_tse_alt_gx_civgx_wo_rmfifo.starting_channel_number = STARTING_CHANNEL_NUMBER;
|
414 |
|
|
|
415 |
|
|
assign rx_rmfifodatadeleted = 1'b0;
|
416 |
|
|
assign rx_rmfifodatainserted = 1'b0;
|
417 |
|
|
end
|
418 |
|
|
endgenerate
|
419 |
|
|
|
420 |
|
|
endmodule
|