1 |
20 |
jefflieu |
//IP Functional Simulation Model
|
2 |
|
|
//VERSION_BEGIN 12.0SP2 cbx_mgl 2012:10:19:19:54:28:SJ cbx_simgen 2012:10:19:19:52:08:SJ VERSION_END
|
3 |
|
|
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
|
4 |
|
|
// altera message_off 10463
|
5 |
|
|
|
6 |
|
|
|
7 |
|
|
|
8 |
|
|
// Copyright (C) 1991-2012 Altera Corporation
|
9 |
|
|
// Your use of Altera Corporation's design tools, logic functions
|
10 |
|
|
// and other software and tools, and its AMPP partner logic
|
11 |
|
|
// functions, and any output files from any of the foregoing
|
12 |
|
|
// (including device programming or simulation files), and any
|
13 |
|
|
// associated documentation or information are expressly subject
|
14 |
|
|
// to the terms and conditions of the Altera Program License
|
15 |
|
|
// Subscription Agreement, Altera MegaCore Function License
|
16 |
|
|
// Agreement, or other applicable license agreement, including,
|
17 |
|
|
// without limitation, that your use is for the sole purpose of
|
18 |
|
|
// programming logic devices manufactured by Altera and sold by
|
19 |
|
|
// Altera or its authorized distributors. Please refer to the
|
20 |
|
|
// applicable agreement for further details.
|
21 |
|
|
|
22 |
|
|
// You may only use these simulation model output files for simulation
|
23 |
|
|
// purposes and expressly not for synthesis or any other purposes (in which
|
24 |
|
|
// event Altera disclaims all warranties of any kind).
|
25 |
|
|
|
26 |
|
|
|
27 |
|
|
//synopsys translate_off
|
28 |
|
|
|
29 |
|
|
//synthesis_resources = altera_pll 1
|
30 |
|
|
`timescale 1 ps / 1 ps
|
31 |
|
|
module mAltLvdsPll
|
32 |
|
|
(
|
33 |
|
|
locked,
|
34 |
|
|
outclk_0,
|
35 |
|
|
outclk_1,
|
36 |
|
|
outclk_2,
|
37 |
|
|
refclk,
|
38 |
|
|
rst) /* synthesis synthesis_clearbox=1 */;
|
39 |
|
|
output locked;
|
40 |
|
|
output outclk_0;
|
41 |
|
|
output outclk_1;
|
42 |
|
|
output outclk_2;
|
43 |
|
|
input refclk;
|
44 |
|
|
input rst;
|
45 |
|
|
|
46 |
|
|
wire wire_maltlvdspll_altera_pll_altera_pll_i_191_locked;
|
47 |
|
|
wire [2:0] wire_maltlvdspll_altera_pll_altera_pll_i_191_outclk;
|
48 |
|
|
|
49 |
|
|
altera_pll maltlvdspll_altera_pll_altera_pll_i_191
|
50 |
|
|
(
|
51 |
|
|
.fbclk(1'b0),
|
52 |
|
|
.locked(wire_maltlvdspll_altera_pll_altera_pll_i_191_locked),
|
53 |
|
|
.outclk(wire_maltlvdspll_altera_pll_altera_pll_i_191_outclk),
|
54 |
|
|
.refclk(refclk),
|
55 |
|
|
.rst(rst));
|
56 |
|
|
defparam
|
57 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en0 = "false",
|
58 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en1 = "false",
|
59 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en10 = "false",
|
60 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en11 = "false",
|
61 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en12 = "false",
|
62 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en13 = "false",
|
63 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en14 = "false",
|
64 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en15 = "false",
|
65 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en16 = "false",
|
66 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en17 = "false",
|
67 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en2 = "false",
|
68 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en3 = "false",
|
69 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en4 = "false",
|
70 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en5 = "false",
|
71 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en6 = "false",
|
72 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en7 = "false",
|
73 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en8 = "false",
|
74 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en9 = "false",
|
75 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div0 = 1,
|
76 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div1 = 1,
|
77 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div10 = 1,
|
78 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div11 = 1,
|
79 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div12 = 1,
|
80 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div13 = 1,
|
81 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div14 = 1,
|
82 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div15 = 1,
|
83 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div16 = 1,
|
84 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div17 = 1,
|
85 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div2 = 1,
|
86 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div3 = 1,
|
87 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div4 = 1,
|
88 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div5 = 1,
|
89 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div6 = 1,
|
90 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div7 = 1,
|
91 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div8 = 1,
|
92 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div9 = 1,
|
93 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div0 = 1,
|
94 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div1 = 1,
|
95 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div10 = 1,
|
96 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div11 = 1,
|
97 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div12 = 1,
|
98 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div13 = 1,
|
99 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div14 = 1,
|
100 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div15 = 1,
|
101 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div16 = 1,
|
102 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div17 = 1,
|
103 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div2 = 1,
|
104 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div3 = 1,
|
105 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div4 = 1,
|
106 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div5 = 1,
|
107 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div6 = 1,
|
108 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div7 = 1,
|
109 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div8 = 1,
|
110 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div9 = 1,
|
111 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en0 = "false",
|
112 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en1 = "false",
|
113 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en10 = "false",
|
114 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en11 = "false",
|
115 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en12 = "false",
|
116 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en13 = "false",
|
117 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en14 = "false",
|
118 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en15 = "false",
|
119 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en16 = "false",
|
120 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en17 = "false",
|
121 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en2 = "false",
|
122 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en3 = "false",
|
123 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en4 = "false",
|
124 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en5 = "false",
|
125 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en6 = "false",
|
126 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en7 = "false",
|
127 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en8 = "false",
|
128 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en9 = "false",
|
129 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst0 = 0,
|
130 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst1 = 0,
|
131 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst10 = 0,
|
132 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst11 = 0,
|
133 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst12 = 0,
|
134 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst13 = 0,
|
135 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst14 = 0,
|
136 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst15 = 0,
|
137 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst16 = 0,
|
138 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst17 = 0,
|
139 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst2 = 0,
|
140 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst3 = 0,
|
141 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst4 = 0,
|
142 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst5 = 0,
|
143 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst6 = 0,
|
144 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst7 = 0,
|
145 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst8 = 0,
|
146 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst9 = 0,
|
147 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst0 = 1,
|
148 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst1 = 1,
|
149 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst10 = 1,
|
150 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst11 = 1,
|
151 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst12 = 1,
|
152 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst13 = 1,
|
153 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst14 = 1,
|
154 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst15 = 1,
|
155 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst16 = 1,
|
156 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst17 = 1,
|
157 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst2 = 1,
|
158 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst3 = 1,
|
159 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst4 = 1,
|
160 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst5 = 1,
|
161 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst6 = 1,
|
162 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst7 = 1,
|
163 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst8 = 1,
|
164 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst9 = 1,
|
165 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.data_rate = 0,
|
166 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.deserialization_factor = 4,
|
167 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle0 = 50,
|
168 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle1 = 10,
|
169 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle10 = 50,
|
170 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle11 = 50,
|
171 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle12 = 50,
|
172 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle13 = 50,
|
173 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle14 = 50,
|
174 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle15 = 50,
|
175 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle16 = 50,
|
176 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle17 = 50,
|
177 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle2 = 50,
|
178 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle3 = 50,
|
179 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle4 = 50,
|
180 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle5 = 50,
|
181 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle6 = 50,
|
182 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle7 = 50,
|
183 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle8 = 50,
|
184 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle9 = 50,
|
185 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.fractional_vco_multiplier = "false",
|
186 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.m_cnt_bypass_en = "false",
|
187 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.m_cnt_hi_div = 1,
|
188 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.m_cnt_lo_div = 1,
|
189 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.m_cnt_odd_div_duty_en = "false",
|
190 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.mimic_fbclk_type = "gclk",
|
191 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.n_cnt_bypass_en = "false",
|
192 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.n_cnt_hi_div = 1,
|
193 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.n_cnt_lo_div = 1,
|
194 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.n_cnt_odd_div_duty_en = "false",
|
195 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.number_of_clocks = 3,
|
196 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.operation_mode = "lvds",
|
197 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency0 = "1250.0 MHz",
|
198 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency1 = "125.0 MHz",
|
199 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency10 = "0 MHz",
|
200 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency11 = "0 MHz",
|
201 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency12 = "0 MHz",
|
202 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency13 = "0 MHz",
|
203 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency14 = "0 MHz",
|
204 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency15 = "0 MHz",
|
205 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency16 = "0 MHz",
|
206 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency17 = "0 MHz",
|
207 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency2 = "125.0 MHz",
|
208 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency3 = "0 MHz",
|
209 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency4 = "0 MHz",
|
210 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency5 = "0 MHz",
|
211 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency6 = "0 MHz",
|
212 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency7 = "0 MHz",
|
213 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency8 = "0 MHz",
|
214 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency9 = "0 MHz",
|
215 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift0 = "400 ps",
|
216 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift1 = "6400 ps",
|
217 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift10 = "0 ps",
|
218 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift11 = "0 ps",
|
219 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift12 = "0 ps",
|
220 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift13 = "0 ps",
|
221 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift14 = "0 ps",
|
222 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift15 = "0 ps",
|
223 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift16 = "0 ps",
|
224 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift17 = "0 ps",
|
225 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift2 = "400 ps",
|
226 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift3 = "0 ps",
|
227 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift4 = "0 ps",
|
228 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift5 = "0 ps",
|
229 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift6 = "0 ps",
|
230 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift7 = "0 ps",
|
231 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift8 = "0 ps",
|
232 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift9 = "0 ps",
|
233 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_auto_clk_sw_en = "false",
|
234 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_bwctrl = 0,
|
235 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_clk_loss_sw_en = "false",
|
236 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_clk_sw_dly = 0,
|
237 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_clkin_1_src = "clk_0",
|
238 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_cp_current = 0,
|
239 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_fbclk_mux_1 = "glb",
|
240 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_fbclk_mux_2 = "fb_1",
|
241 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_fractional_cout = 24,
|
242 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_fractional_division = 1,
|
243 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_m_cnt_in_src = "ph_mux_clk",
|
244 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_manu_clk_sw_en = "false",
|
245 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_output_clk_frequency = "0 MHz",
|
246 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_subtype = "General",
|
247 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_type = "General",
|
248 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.pll_vco_div = 1,
|
249 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.refclk1_frequency = "0 MHz",
|
250 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.reference_clock_frequency = "125.0 MHz",
|
251 |
|
|
maltlvdspll_altera_pll_altera_pll_i_191.sim_additional_refclk_cycles_to_lock = 0;
|
252 |
|
|
assign
|
253 |
|
|
locked = wire_maltlvdspll_altera_pll_altera_pll_i_191_locked,
|
254 |
|
|
outclk_0 = wire_maltlvdspll_altera_pll_altera_pll_i_191_outclk[0],
|
255 |
|
|
outclk_1 = wire_maltlvdspll_altera_pll_altera_pll_i_191_outclk[1],
|
256 |
|
|
outclk_2 = wire_maltlvdspll_altera_pll_altera_pll_i_191_outclk[2];
|
257 |
|
|
endmodule //mAltLvdsPll
|
258 |
|
|
//synopsys translate_on
|
259 |
|
|
//VALID FILE
|