OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [digilentinc.com/] [Nexys2/] [ip/] [sram/] [rtl/] [xml/] [sram_be.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://digilentinc.com"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
10
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
11
 
12
digilentinc.com
13
Nexys2
14
sram
15
be  default
16
 
17
 
18
 
19
20
 
21
 
22
 
23
 
24
 
25
 
26
27
 
28
 
29
30
 
31
 
32
 
33
   
34
      fs-sim
35
 
36
       
37
        dest_dir../verilog/
38
        verilogSourcelibraryDir
39
      
40
 
41
  
42
 
43
 
44
   
45
      fs-syn
46
 
47
      
48
        dest_dir../verilog/
49
        verilogSourcelibraryDir
50
      
51
 
52
 
53
 
54
   
55
 
56
 
57
   
58
      fs-lint
59
 
60
 
61
      
62
        dest_dir../verilog/lint/
63
        verilogSourcelibraryDir
64
      
65
 
66
   
67
 
68
 
69
 
70
71
 
72
 
73
 
74
 
75
 
76
 
77
78
       
79
 
80
 
81
              
82
              sim:*Simulation:*
83
 
84
              Verilog
85
              
86
                     
87
                            fs-sim
88
                     
89
              
90
 
91
              
92
              syn:*Synthesis:*
93
 
94
              Verilog
95
              
96
                     
97
                            fs-syn
98
                     
99
              
100
 
101
 
102
              
103
              lintlint
104
 
105
              Verilog
106
              
107
                     
108
                            fs-lint
109
                     
110
              
111
 
112
 
113
 
114
 
115
 
116
 
117
      
118
 
119
 
120
 
121
122
ADDR10
123
WIDTH8
124
WORDS1024
125
WRITETHRU0
126
DEFAULT{WIDTH{1'b1}}
127
128
 
129
130
 
131
clk
132
wire
133
in
134
135
 
136
cs
137
wire
138
in
139
140
 
141
wr
142
wire
143
in
144
145
 
146
rd
147
wire
148
in
149
150
 
151
be
152
wire
153
in
154
155
 
156
 
157
 
158
 
159
addr
160
wire
161
in
162
ADDR-10
163
164
 
165
 
166
wdata
167
wire
168
in
169
WIDTH-10
170
171
 
172
rdata
173
reg
174
out
175
WIDTH-10
176
177
 
178
 
179
 
180
181
 
182
183
 
184
 
185
 
186
 
187
 
188
 
189
 
190
 
191
 
192
 
193
 
194

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.