OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [T6502/] [sim/] [icarus/] [inst_2_test/] [wave.sav] - Blame information for rev 131

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
[*]
2
[*] GTKWave Analyzer v3.3.40 (w)1999-2012 BSI
3
[*] Wed Feb 20 00:45:19 2013
4
[*]
5
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__Mos6502/ip/T6502/sim/icarus/inst_2_test/TestBench.vcd"
6
[dumpfile_mtime] "Wed Feb 20 00:18:41 2013"
7
[dumpfile_size] 9193726
8
[savefile] "/home/johne/Desktop/socgen/projects/opencores.org/Mos6502/ip/T6502/sim/icarus/inst_2_test/wave.sav"
9
[timestart] 497620
10
[size] 1613 774
11
[pos] 18 -123
12
*-9.000000 490100 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13
[treeopen] TB.
14
[treeopen] TB.test.
15
[treeopen] TB.test.dut.
16
[treeopen] TB.test.dut.cpu.
17
[sst_width] 223
18
[signals_width] 174
19
[sst_expanded] 1
20
[sst_vpaned_height] 221
21
@22
22
TB.test.gpio_0_out[7:0]
23
TB.test.gpio_1_out[7:0]
24
TB.test.dut.cpu.prog_counter[15:0]
25
TB.test.dut.cpu.prog_data[15:0]
26
TB.test.dut.cpu.mem_addr[15:0]
27
@29
28
TB.test.dut.mem_wait[1:0]
29
[pattern_trace] 1
30
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.