OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [cpu/] [sim/] [icarus/] [inst_2_test/] [wave.sav] - Blame information for rev 131

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
[*]
2
[*] GTKWave Analyzer v3.3.40 (w)1999-2012 BSI
3
[*] Sun Sep 15 14:51:15 2013
4
[*]
5
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__Mos6502/ip/cpu/sim/icarus/inst_2_test/TestBench.vcd"
6
[dumpfile_mtime] "Sun Sep 15 07:41:27 2013"
7
[dumpfile_size] 2968696
8
[savefile] "/home/johne/Desktop/socgen/projects/opencores.org/Mos6502/ip/cpu/sim/icarus/inst_2_test/wave.sav"
9
[timestart] 0
10
[size] 1613 1100
11
[pos] 37 61
12
*-10.000000 176780 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13
[treeopen] TB.
14
[treeopen] TB.test.
15
[treeopen] TB.test.dut.
16
[sst_width] 377
17
[signals_width] 182
18
[sst_expanded] 1
19
[sst_vpaned_height] 309
20
@22
21
TB.test.gpio_0_out[7:0]
22
TB.test.gpio_1_out[7:0]
23
TB.test.dut.prog_counter[15:0]
24
TB.test.dut.prog_data[15:0]
25
@28
26
TB.test.mem_wait[1:0]
27
@22
28
TB.test.boot_rom.rdata[15:0]
29
TB.test.dut.addr[15:0]
30
TB.test.dut.alu_status[7:0]
31
@28
32
TB.test.dut.clk
33
TB.test.dut.enable
34
TB.test.dut.nmi
35
@22
36
TB.test.dut.pg0_add[7:0]
37
TB.test.dut.pg0_data[7:0]
38
@28
39
TB.test.dut.pg0_rd
40
TB.test.dut.pg0_wr
41
@22
42
TB.test.dut.prog_counter[15:0]
43
TB.test.dut.prog_data[15:0]
44
@28
45
TB.test.dut.rd
46
@22
47
TB.test.dut.rdata[15:0]
48
@28
49
TB.test.dut.reset
50
TB.test.dut.stk_pull
51
@22
52
TB.test.dut.stk_pull_data[15:0]
53
@28
54
TB.test.dut.stk_push
55
@22
56
TB.test.dut.stk_push_data[15:0]
57
TB.test.dut.vec_int[7:0]
58
TB.test.dut.wdata[7:0]
59
@29
60
TB.test.dut.wr
61
[pattern_trace] 1
62
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.