OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [cpu/] [sim/] [testbenches/] [xml/] [cpu_def_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30 135 jt_eaton
31
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
32 131 jt_eaton
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
35
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
36 131 jt_eaton
 
37 135 jt_eaton
opencores.org
38
Mos6502
39
cpu
40
def_lint
41 131 jt_eaton
 
42
 
43
 
44
 
45
 
46 133 jt_eaton
 
47 131 jt_eaton
 
48 135 jt_eaton
49 131 jt_eaton
 
50
 
51
 
52 135 jt_eaton
       
53 131 jt_eaton
 
54 135 jt_eaton
              
55
              Dut
56
              
57
              
58
                                   ipxact:library="Mos6502"
59
                                   ipxact:name="cpu"
60
                                   ipxact:version="def_dut.params"/>
61
              
62
              
63 131 jt_eaton
 
64
 
65 135 jt_eaton
              
66
              lint
67
              :*Lint:*
68
              Verilog
69
              fs-lint
70
              
71 131 jt_eaton
 
72 135 jt_eaton
              
73
              rtl_check
74
              
75
              
76
                                   ipxact:library="Testbench"
77
                                   ipxact:name="toolflow"
78
                                   ipxact:version="rtl_check"/>
79
              
80
              
81 131 jt_eaton
 
82 135 jt_eaton
      
83 131 jt_eaton
 
84
 
85
 
86
 
87
 
88 135 jt_eaton
89 131 jt_eaton
 
90
 
91
 
92
 
93
 
94
 
95
 
96
 
97
 
98 135 jt_eaton
  
99 131 jt_eaton
 
100
 
101
 
102
 
103
 
104 135 jt_eaton
    
105
      fs-lint
106 131 jt_eaton
 
107 135 jt_eaton
      
108
        
109
        ../verilog/lint/cpu_def_lint
110
        verilogSource
111
        module
112
      
113 131 jt_eaton
 
114
 
115 135 jt_eaton
    
116 131 jt_eaton
 
117
 
118
 
119
 
120
 
121
 
122 135 jt_eaton
  
123 131 jt_eaton
 
124
 
125
 
126
 
127
 
128
 
129
 
130
 
131
 
132 135 jt_eaton

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.