OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [adv_debug_sys/] [Hardware/] [adv_dbg_if/] [sim/] [icarus/] [wb/] [test_define] - Blame information for rev 131

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
reg actual;
2
 
3
 
4
parameter       EXTEST=4'b0000;
5
parameter       SAMPLE=4'b0001;
6
parameter       HIGHZ_MODE=4'b0010;
7
parameter       CHIP_ID_ACCESS=4'b0011;
8
parameter       CLAMP=4'b1000;
9
parameter       RPC_DATA=4'b1010;
10
parameter       RPC_ADD=4'b1001;
11
parameter       BYPASS=4'b1111;
12
parameter       INST_RETURN=4'b1101;
13
 
14
initial
15
begin
16
$display("              ");
17
$display("              ===================================================");
18
$display("              Test Start");
19
$display("              ===================================================");
20
$display("              ");
21
test.cg.next(2);
22
test.jtag_model.enable_tclk;
23
test.cg.next(20);
24
 
25
test.cg.next(20);
26
test.jtag_model.enable_trst_n;
27
test.jtag_model.enable_reset;
28
test.jtag_model.init;
29
test.cg.next(10);
30
test.jtag_model.LoadTapInst(EXTEST,INST_RETURN);
31
test.cg.next(100);
32
test.jtag_model.LoadTapInst(CLAMP,INST_RETURN);
33
 
34
 
35
test.cg.next(100);
36
test.jtag_model.LoadTapInst(CHIP_ID_ACCESS,INST_RETURN);
37
test.jtag_model.Shift_Cmp_32(32'ha5a5a5a5,32'h12345678);
38
 
39
 
40
test.cg.next(100);
41
test.jtag_model.LoadTapInst(RPC_ADD,INST_RETURN);
42
 
43
Shift_Cmp_53(53'h10000000000000,53'h00000000000000);
44
 
45
 
46
Shift_Cmp_53(53'h07c23456780008,53'h00000000000000);
47
 
48
 
49
 
50
 
51
 
52
 
53
test.cg.next(100);
54
 
55
test.jtag_model.LoadTapInst(BYPASS,INST_RETURN);
56
 
57
test.cg.next(100);
58
 
59
 
60
test.cg.exit;
61
end
62
 
63
 
64
 
65
 
66
 
67
 
68
task automatic  Shift_Cmp_53;    // Initialize boundary register with outputs disabled
69
                         // This tasks starts at RT_IDLE and ends at SHIFT_DR
70
 
71
  parameter [15:0] LENGTH =  53;
72
 
73
 
74
  input [LENGTH:1]  Dataout;
75
  input [LENGTH:1]  DataExp;
76
 
77
  integer i;
78
 
79
  reg [LENGTH:1]  DataBack;
80
 
81
  begin
82
    test.jtag_model.Clk_bit(1'b1,1'b0,actual);// Transition from RT_IDLE to SELECT_DR
83
    test.jtag_model.Clk_bit(1'b0,1'b0,actual);// Transition from SELECT_DR to CAPTURE_DR
84
    test.jtag_model.Clk_bit(1'b0,1'b0,actual);// Transition from CAPTURE_DR to SHIFT_DR
85
    for (i = 1; i <= LENGTH; i = i+1)
86
       test.jtag_model.Clk_bit((i==LENGTH),Dataout[i],DataBack[i]);
87
    $display  ("%t  %m    Shift_data_register    wr-%h  exp-%h rd-%h    ",$realtime,Dataout,DataExp,DataBack  );
88
 
89
   if (DataBack  !== DataExp )
90
   begin
91
   test.cg.fail  (" Shift_cmp  receive error  ");
92
   end
93
 
94
    test.jtag_model.Clk_bit(1'b1,1'b0,actual);//Transition from EXIT1-DR to UPDATE-DR
95
    test.jtag_model.Clk_bit(1'b0,1'b0,actual);// Transition from UPDATE-DR to IDLE
96
  end
97
endtask // ShiftRegister
98
 
99
 
100
 
101
 
102
 
103
 
104
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.