OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [adv_debug_sys/] [Hardware/] [adv_dbg_if/] [sim/] [testbenches/] [verilog/] [tb.jfifo] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
assign wb_clk_i   = clk;
2
 
3
assign wb_jsp_dat_i = {jsp_data_in,jsp_data_in,jsp_data_in,jsp_data_in};
4
assign wb_jsp_stb_i = jsp_data_in_stb;
5
 
6
reg [7:0]  jsp_data_in ;
7
reg        jsp_data_in_stb ;
8
 
9
 
10
 
11
reg [7:0]  exp_jsp_data_out ;
12
reg [7:0]  mask_jsp_data_out;
13
 
14
 
15
io_probe_in
16
 #(.MESG         ("jsp_data_out Error"),
17
   .WIDTH        (8)
18
  )
19
rdata_tpb
20
  (
21
  .clk            (  clk        ),
22
  .expected_value (  exp_jsp_data_out  ),
23
  .mask           (  mask_jsp_data_out ),
24
  .signal         (  jsp_data_out      )
25
  );
26
 
27
 
28
initial
29
begin
30
exp_jsp_data_out  <= 8'h00;
31
mask_jsp_data_out <= 8'h00;
32
jsp_data_in       <= 8'h00;
33
jsp_data_in_stb   <= 1'b0;
34
 
35
end
36
 
37
 
38
assign tck_i          = jtag_clk;
39
assign capture_dr_i   = capture_dr_o;
40
assign shift_dr_i     = shift_dr_o;
41
assign update_dr_i    = update_dr_o;
42
assign debug_select_i = select_o[0];
43
assign rst_i          = test_logic_reset_o;
44
assign tdo_i[0]       = tdo_o;
45
assign tdo_i[1]       = 1'b0;
46
assign bsr_tdo_i      = 1'b0;
47
assign tdi_i          = tdi_o;
48
 
49
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.