OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [fpgas/] [ip/] [Nexys2_T6502/] [sim/] [icarus/] [io_irq_2/] [wave.sav] - Blame information for rev 133

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
[*]
2 133 jt_eaton
[*] GTKWave Analyzer v3.3.62 (w)1999-2014 BSI
3
[*] Tue Apr 14 16:52:12 2015
4 131 jt_eaton
[*]
5
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/TestBench.vcd"
6 133 jt_eaton
[dumpfile_mtime] "Tue Apr 14 16:27:54 2015"
7
[dumpfile_size] 38324599
8
[savefile] "/home/johne/Desktop/socgen/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/wave.sav"
9
[timestart] 100500000
10 131 jt_eaton
[size] 1613 999
11
[pos] 49 0
12 133 jt_eaton
*-26.000000 265000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13 131 jt_eaton
[treeopen] TB.
14
[treeopen] TB.test.
15
[treeopen] TB.test.dut.
16
[treeopen] TB.test.dut.core.
17
[treeopen] TB.test.dut.core.T6502.
18
[treeopen] TB.test.dut.core.T6502.adv_dbg.
19 133 jt_eaton
[treeopen] TB.test.dut.core.T6502.cpu.
20 131 jt_eaton
[treeopen] TB.test.dut.jtag_tap.
21
[treeopen] TB.test.jtag_model.
22
[sst_width] 385
23
[signals_width] 214
24
[sst_expanded] 1
25 133 jt_eaton
[sst_vpaned_height] 562
26 131 jt_eaton
@28
27
TB.test.cg.clk
28
TB.test.cg.reset
29
TB.test.TXD
30
TB.test.RXD
31
TB.test.JTAG_TCK
32
TB.test.JTAG_TDI
33
TB.test.JTAG_TDO
34
TB.test.JTAG_TMS
35
TB.test.JTAG_TRESET_N
36
@22
37
TB.test.LED[7:0]
38
TB.test.SW[7:0]
39
TB.test.dut.jtag_tap.instruction[3:0]
40
@820
41
TB.test.dut.jtag_tap.inst_string[127:0]
42
@28
43
TB.test.jtag_model.actual
44
@22
45
TB.test.jtag_model.tclk_counter[3:0]
46
TB.test.jtag_model.LoadTapInst.Ack[4:1]
47
TB.test.jtag_model.LoadTapInst.Inst[4:1]
48
TB.test.jtag_model.LoadTapInst.i[31:0]
49
TB.test.dut.jtag_tap.instruction_buffer[3:0]
50
@28
51
TB.test.dut.jtag_tap.trst_n_pad_in
52
TB.test.dut.jtag_tap.tdi_pad_in
53
TB.test.dut.jtag_tap.tclk_pad_in
54
TB.test.dut.jtag_tap.test_logic_reset_o
55
TB.test.dut.core.T6502.adv_dbg.debug_select_i
56
@22
57
TB.test.dut.core.T6502.adv_dbg.input_shift_reg[52:0]
58
TB.test.dut.core.T6502.adv_dbg.module_selects[3:0]
59
@28
60
TB.test.dut.core.T6502.adv_dbg.select_cmd
61
TB.test.dut.core.T6502.adv_dbg.rst_i
62
TB.test.dut.core.T6502.adv_dbg.shift_dr_i
63
TB.test.dut.core.T6502.adv_dbg.tck_i
64
TB.test.dut.core.T6502.adv_dbg.tdi_i
65
TB.test.dut.core.T6502.adv_dbg.tdo_jsp
66
TB.test.dut.core.T6502.adv_dbg.update_dr_i
67
TB.test.dut.core.T6502.adv_dbg.wb_clk_i
68
@22
69
TB.test.dut.core.T6502.adv_dbg.wb_jsp_dat_i[7:0]
70
@28
71
TB.test.dut.core.T6502.adv_dbg.wb_jsp_stb_i
72 133 jt_eaton
@22
73 131 jt_eaton
TB.test.dut.core.T6502.adv_dbg.jsp_data_out[7:0]
74 133 jt_eaton
TB.test.dut.core.sw_pad_in[7:0]
75
TB.test.dut.core.led_pad_out[7:0]
76
@28
77
TB.test.dut.jtag_tap.aux_tdo_i
78
TB.test.dut.jtag_tap.aux_select_o
79
@22
80
TB.test.display_model.segment0[3:0]
81
TB.test.display_model.segment1[3:0]
82
TB.test.display_model.segment2[3:0]
83
TB.test.display_model.segment3[3:0]
84
TB.test.dut.core.T6502.cpu.vec_int[7:0]
85
@29
86
TB.test.dut.core.T6502.cpu.nmi
87 131 jt_eaton
[pattern_trace] 1
88
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.