OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [fpgas/] [ip/] [Nexys2_T6502/] [sim/] [testbenches/] [xml/] [Nexys2_T6502_default_dut.params.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
9
10
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
11
xmlns:socgen="http://opencores.org"
12
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
13
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
14
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
15
opencores.org
16
fpgas
17
Nexys2_T6502
18
default_dut.params
19
20
 
21
      
22
 
23
              
24
              Dut
25
 
26
              
27
                                   spirit:library="fpgas"
28
                                   spirit:name="Nexys2_T6502"
29 133 jt_eaton
                                   spirit:version="default_duth.design"/>
30 131 jt_eaton
              
31
      
32
33
    RAM_WORDS2048
34
    RAM_ADD11
35
    ROM_WORDS128
36
    ROM_ADD7
37
    ROM_FILE"NONE"
38
    PROG_ROM_FILE"NONE"
39
    PROG_ROM_WORDS128
40
    PROG_ROM_ADD7
41
    VEC_TABLE8'hff
42
    STARTUP"NONE"
43
    FONT"NONE"
44
    CLOCK_FREQ50
45
    CLOCK_PLL_MULT2
46
    CLOCK_PLL_DIV4
47
    CLOCK_PLL_SIZE4
48
    CLOCK_SRC0
49
    RESET_SENSE0
50
    UART_PRESCALE5'b01100
51
    UART_PRE_SIZE5
52
    UART_DIV0
53
    JTAG_USER1_WIDTH8
54
    JTAG_USER1_RESET8'h12
55
56
57

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.