OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_timer/] [sim/] [testbenches/] [xml/] [io_timer_def_lint.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30
31
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
32
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
35
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
36
 
37
opencores.org
38
io
39
io_timer
40
def_lint
41
 
42
 
43
 
44 133 jt_eaton
45 131 jt_eaton
 
46 133 jt_eaton
47
  elab_verilog
48
  102.1
49
  none
50
  :*Simulation:*
51
>
52
  ./tools/verilog/elab_verilog
53
    
54
    
55
      configuration
56
      default
57
    
58
    
59
      dest_dir
60
      io_ports
61
    
62
  
63
64 131 jt_eaton
 
65 133 jt_eaton
66
  gen_design
67
  102.1
68
  none
69
  :*Simulation:*
70
>
71
  ./tools/verilog/gen_design
72
    
73
    
74
      dest_dir
75
      io_ports
76
    
77
  
78
79 131 jt_eaton
 
80 133 jt_eaton
81
 
82
 
83
 
84 131 jt_eaton
85
 
86
 
87
       
88
 
89
              
90
              Dut
91
              
92
              
93
                                   spirit:library="io"
94
                                   spirit:name="io_timer"
95
                                   spirit:version="def_dut.params"/>
96
 
97
              
98
              
99
 
100
 
101
 
102
              
103
              lint
104
              :*Lint:*
105
              Verilog
106
              fs-lint
107
              
108
 
109
 
110
              
111
              rtl_check
112
              
113
              
114
                                   spirit:library="Testbench"
115
                                   spirit:name="toolflow"
116
                                   spirit:version="rtl_check"/>
117
              
118
              
119
 
120
 
121
      
122
 
123
 
124
 
125
 
126
 
127
128
 
129
 
130
 
131
 
132
 
133
  
134
 
135
 
136
    
137
 
138
      fs-lint
139
 
140
      
141
        
142
        ../verilog/lint/io_timer_def_lint
143
        verilogSource
144
        module
145
      
146
 
147
 
148
 
149
 
150
    
151
 
152
 
153
 
154
 
155
  
156
 
157
 
158
 
159
 
160

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.