OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [flash_memcontrl/] [sim/] [testbenches/] [xml/] [flash_memcontrl_bfm.design.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30
31
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
32
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
35
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
36
 
37
opencores.org
38
logic
39
flash_memcontrl
40
bfm.design
41
 
42
 
43 133 jt_eaton
     
44 131 jt_eaton
 
45 133 jt_eaton
 
46
    
47
      clk
48
      
49
      
50
     
51
 
52
    
53
      reset
54
      
55
      
56
    
57
 
58
 
59
    
60
      Addr
61
      
62
      
63
    
64
 
65
    
66
      wdata
67
      
68
      
69
    
70
 
71
    
72
      rdata
73
      
74
      
75
    
76
 
77
 
78
 
79
    
80
      cs
81
      
82
      
83
    
84
 
85
 
86
    
87
      rd
88
      
89
      
90
    
91
 
92
    
93
      wr
94
      
95
      
96
    
97
 
98
 
99
    
100
      ub
101
      
102
      
103
    
104
 
105
 
106
    
107
      lb
108
      
109
      
110
    
111
 
112
     
113
 
114 131 jt_eaton
115
 
116
 
117
 
118
119 133 jt_eaton
PSRAM 
120 131 jt_eaton
121
 
122
123 133 jt_eaton
bus16 
124 131 jt_eaton
125
 
126
 
127
128 133 jt_eaton
MEMDB_BUFF 
129 131 jt_eaton
 
130
131
 
132
 
133
 
134
 
135
 
136
 
137
 
138
139
 
140
 
141
 
142
 
143
 
144

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.