OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [flash_memcontrl/] [sim/] [testbenches/] [xml/] [flash_memcontrl_def_duth.design.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 133 jt_eaton
2
9
10
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
11
xmlns:socgen="http://opencores.org"
12
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
13
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
14
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
15
opencores.org
16
logic
17
flash_memcontrl
18
def_duth.design
19
20
 
21
22
addr
23
24
25
26
 
27
28
clk
29
30
31
32
 
33
34
cs
35
36
37
38
 
39
40
flashcs_n_out
41
42
43
44
 
45
46
flashrp_n_out
47
48
49
50
 
51
52
flashststs_in
53
54
55
56
 
57
58
lb
59
60
61
62
 
63
64
memadr_out
65
66
67
68
 
69
70
memdb_in
71
72
73
74
 
75
76
memdb_oe
77
78
79
80
 
81
82
memdb_out
83
84
85
86
 
87
88
memoe_n_out
89
90
91
92
 
93
94
memwr_n_out
95
96
97
98
 
99
100
ramadv_n_out
101
102
103
104
 
105
106
ramclk_out
107
108
109
110
 
111
112
ramcre_out
113
114
115
116
 
117
118
ramcs_n_out
119
120
121
122
 
123
124
ramlb_n_out
125
126
127
128
 
129
130
ramub_n_out
131
132
133
134
 
135
136
ramwait_in
137
138
139
140
 
141
142
rd
143
144
145
146
 
147
148
rdata
149
150
151
152
 
153
154
reset
155
156
157
158
 
159
160
stb
161
162
163
164
 
165
166
ub
167
168
169
170
 
171
172
wait_out
173
174
175
176
 
177
178
wdata
179
180
181
182
 
183
184
wr
185
186
187
188
 
189
 
190
191
192
 
193
194
dut
195
196
197
 ADDR_BITS
198
199
200
201

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.