OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [flash_memcontrl/] [sim/] [testbenches/] [xml/] [flash_memcontrl_def_lint.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30
31
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
32
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
35
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
36
 
37
opencores.org
38
logic
39
flash_memcontrl
40
def_lint
41
 
42
 
43 133 jt_eaton
44 131 jt_eaton
 
45 133 jt_eaton
46
  elab_verilog
47
  102.1
48
  none
49
  :*Simulation:*
50
>
51
  ./tools/verilog/elab_verilog
52
    
53
    
54
      configuration
55
      default
56
    
57
    
58
      dest_dir
59
      io_ports
60
    
61
  
62
63 131 jt_eaton
 
64 133 jt_eaton
65
  gen_design
66
  102.1
67
  none
68
  :*Simulation:*
69
>
70
  ./tools/verilog/gen_design
71
    
72
    
73
      dest_dir
74
      io_ports
75
    
76
  
77
78
 
79
80
 
81
 
82 131 jt_eaton
83
 
84
 
85
 
86
 
87
 
88
       
89
 
90
              
91
              Dut
92
              
93
              
94
                                   spirit:library="logic"
95
                                   spirit:name="flash_memcontrl"
96
                                   spirit:version="def_dut.params"/>
97
              
98
              
99
 
100
 
101
              
102
              lint
103
              :*Lint:*
104
              Verilog
105
              fs-lint
106
              
107
 
108
 
109
              
110
              rtl_check
111
              
112
              
113
                                   spirit:library="Testbench"
114
                                   spirit:name="toolflow"
115
                                   spirit:version="rtl_check"/>
116
              
117
              
118
 
119
 
120
      
121
 
122
 
123
 
124
125
 
126
 
127
 
128
 
129
  
130
 
131
 
132
 
133
 
134
 
135
    
136
      fs-lint
137
 
138
      
139
        
140
        ../verilog/lint/flash_memcontrl_def_lint
141
        verilogSource
142
        module
143
      
144
 
145
 
146
 
147
    
148
 
149
 
150
 
151
 
152
 
153
  
154
 
155
 
156
 
157
 
158
 
159

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.