OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [serial_rcvr/] [doc/] [html/] [serial_xmit.html] - Blame information for rev 131

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
2
<html>
3
<head>
4
  <meta http-equiv="CONTENT-TYPE" content="text/html; charset=utf-8">
5
  <title>serial_xmit</title>
6
  <meta name="GENERATOR" content="OpenOffice.org 3.0  (Linux)">
7
  <meta name="CREATED" content="0;0">
8
  <meta name="CHANGED" content="20090513;8521600">
9
  <meta name="KEYWORDS" content="start">
10
  <meta name="Info 3" content="">
11
  <meta name="Info 4" content="">
12
  <meta name="date" content="2008-01-08T12:01:41-0500">
13
  <meta name="robots" content="index,follow">
14
</head>
15
<body dir="ltr" lang="en-US">
16
<div id="toc__header" dir="ltr">
17
<p><br>
18
</p>
19
<h1><a name="socgen ip"></a>SOCGEN IP: SERIAL_XMIT<br>
20
</h1>
21
<p><br>
22
</p>
23
<p>Table of Contents</p>
24
</div>
25
<div id="toc__inside" dir="ltr">
26
<ul>
27
  <li>
28
    <p style="margin-bottom: 0in;"><a href="socgen ip">SOCGEN IP: SERIAL_XMIT<br>
29
    </a></p>
30
    <ul>
31
      <li>
32
        <p style="margin-bottom: 0in;"><a href="./serial_xmit.html/description">Description<br>
33
        </a></p>
34
      </li>
35
      <li>
36
        <p style="margin-bottom: 0in;"><a href="interface">Interface<br>
37
        </a></p>
38
      </li>
39
      <li>
40
        <p><a href="../../../../../../../socgen_cmp/projects/logic/ip/serial_xmit/rtl/gen/syn/serial_xmit.v">Source Code</a></p>
41
      </li>
42
 
43
      <li>
44
        <p style="margin-bottom: 0in;"><a href="theory of operation">Theory of Operation<br>
45
        </a></p>
46
      </li>
47
 
48
    </ul>
49
  </li>
50
</ul>
51
</div>
52
<h1><img style="width: 640px; height: 480px;" alt="" src="../png/serial_xmit.png"><br>
53
</h1>
54
<br>
55
<br>
56
<h2><a name="description"></a><!--->Description<br>
57
</h2>
58
<p>The Uart is a 8 bit serial port interface transmit engine. Data
59
Rate is set by a parameter that scales the clk down to a 16 X clock
60
enable.&nbsp; Parity is also selected with a parameter and if enabled
61
may be even,odd, always 1 or always 0. <br>
62
</p>
63
<p><br>
64
</p>
65
<p><br>
66
</p>
67
<h2><a name="interface"></a><!--->Interface<br>
68
</h2>
69
<p>The<br>
70
</p>
71
<ul>
72
  <li>
73
    <p style="margin-bottom: 0in;">clk<br>
74
    </p>
75
  </li>
76
  <li>reset</li>
77
  <li>txd_parity</li>
78
  <li>txd_force_parity</li>
79
  <li>txd_data_in[7:0]</li>
80
  <li>txd_load</li>
81
  <li>txd_buffer_empty</li>
82
  <li>txd_pad_out</li>
83
</ul>
84
<br>
85
<br>
86
 
87
 
88
<p><br>
89
</p>
90
<h2><a name="theory of operation"></a><!--->Theory of Operation<br>
91
</h2>
92
<p>The<br>
93
</p>
94
<ul>
95
  <li>
96
    <p style="margin-bottom: 0in;">clk<br>
97
    </p>
98
  </li>
99
  <li>reset</li>
100
</ul>
101
<br>
102
<br>
103
<br>
104
<br>
105
<br>
106
<br>
107
<br>
108
<br>
109
<br>
110
<br>
111
<p style="margin-bottom: 0in;"></p>
112
</body>
113
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.