URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [serial_rcvr/] [rtl/] [xml/] [serial_rcvr_fifo.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
logic
serial_rcvr
fifo  default
 
 
 

 
 slave_clk
  
  
  
    
      
        clk
        clk
      
    
 
 
 
 slave_reset
  
  
  
    
      
        reset
        reset
      
    
 
 

 
 
 

 
 
 
 
 

  gen_verilog
  104.0
  none
  common
  ./tools/verilog/gen_verilog
  
    
      destination
      top.fifo
    
    
      dest_dir
      ../verilog
    
  

 
 
 
 
 
 

 
 
 
 
  
 
    
      fs-common
 
 
      
        
        ../verilog/top.body
        verilogSourcefragment
      
 
 
      
        
        ../verilog/fifo
        verilogSourcefragment
      
 
 
 
    
 
 
 
    
      fs-sim
 
      
        
        ../verilog/copyright.v
        verilogSourceinclude
      
 
      
        
        ../verilog/common/top.fifo
        verilogSourcemodule
      
 
 
 
    
 
 
    
      fs-syn
 
 
      
        
        ../verilog/copyright.v
        verilogSourceinclude
      
 
      
        
        ../verilog/common/top.fifo
        verilogSourcemodule
      
 
 
    
 
 
 
 
  
 
 
 
 

       
 
              
              Hierarchical
 
              
                                   spirit:library="logic"
                                   spirit:name="serial_rcvr"
                                   spirit:version="fifo.design"/>
              
 
 
              
              verilog
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="verilog"/>
              
              
 
 
 
 
 
              
              commoncommon
              Verilog
              
                     
                            fs-common
                     
              
 
 
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
 
              
              syn:*Synthesis:*
              Verilog
              
                     
                            fs-syn
                     
              
 
 
              
              doc
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="documentation"/>
              
              :*Documentation:*
              Verilog
              
 
 
 
      
 
 
 
 

WIDTH8
SIZE4
SAMPLE4'b0111
START_VALUE1'b0
STOP_VALUE1'b1
RX_FIFO_SIZE4
RX_FIFO_WORDS16

 

 
 
edge_enable
wire
in

 
parity_enable
wire
in

 
parity_type
wire
in

 
parity_force
wire
in

 
 
 
 
pad_in
wire
in

 
rcv_stb
wire
in

 
data_out
wire
out
WIDTH-10

 
parity_error
wire
out

 
stop_error
wire
out

 
data_avail
wire
out

 

 

 
 
 
 
 
 
 
 
 
 


Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [serial_rcvr/] [rtl/] [xml/] [serial_rcvr_fifo.xml] - Blame information for rev 131

Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`opencores.org`
38			`logic`
39			`serial_rcvr`
40			`fifo default`
41
42
43
44
45
46			`slave_clk`
47
48
49
50
51
52			`clk`
53			`clk`
54
55
56
57
58
59			`slave_reset`
60
61
62
63
64
65			`reset`
66			`reset`
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82			`gen_verilog`
83			`104.0`
84			`none`
85			`common`
86			`./tools/verilog/gen_verilog`
87
88
89			`destination`
90			`top.fifo`
91
92
93			`dest_dir`
94			`../verilog`
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112			`fs-common`
113
114
115
116
117			`../verilog/top.body`
118			`verilogSourcefragment`
119
120
121
122
123
124			`../verilog/fifo`
125			`verilogSourcefragment`
126
127
128
129
130
131
132
133
134
135			`fs-sim`
136
137
138
139			`../verilog/copyright.v`
140			`verilogSourceinclude`
141
142
143
144
145			`../verilog/common/top.fifo`
146			`verilogSourcemodule`
147
148
149
150
151
152
153
154
155			`fs-syn`
156
157
158
159
160			`../verilog/copyright.v`
161			`verilogSourceinclude`
162
163
164
165
166			`../verilog/common/top.fifo`
167			`verilogSourcemodule`
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185			`Hierarchical`
186
187
188			`spirit:library="logic"`
189			`spirit:name="serial_rcvr"`
190			`spirit:version="fifo.design"/>`
191
192
193
194
195			`verilog`
196
197
198			`spirit:library="Testbench"`
199			`spirit:name="toolflow"`
200			`spirit:version="verilog"/>`
201
202
203
204
205
206
207
208
209			`commoncommon`
210			`Verilog`
211
212
213			`fs-common`
214
215
216
217
218
219
220			`sim:Simulation:`
221			`Verilog`
222
223
224			`fs-sim`
225
226
227
228
229
230			`syn:Synthesis:`
231			`Verilog`
232
233
234			`fs-syn`
235
236
237
238
239
240			`doc`
241
242
243			`spirit:library="Testbench"`
244			`spirit:name="toolflow"`
245			`spirit:version="documentation"/>`
246
247			`:Documentation:`
248			`Verilog`
249
250
251
252
253
254
255
256
257
258
259			`WIDTH8`
260			`SIZE4`
261			`SAMPLE4'b0111`
262			`START_VALUE1'b0`
263			`STOP_VALUE1'b1`
264			`RX_FIFO_SIZE4`
265			`RX_FIFO_WORDS16`
266
267
268
269
270
271			`edge_enable`
272			`wire`
273			`in`
274
275
276			`parity_enable`
277			`wire`
278			`in`
279
280
281			`parity_type`
282			`wire`
283			`in`
284
285
286			`parity_force`
287			`wire`
288			`in`
289
290
291
292
293
294			`pad_in`
295			`wire`
296			`in`
297
298
299			`rcv_stb`
300			`wire`
301			`in`
302
303
304			`data_out`
305			`wire`
306			`out`
307			`WIDTH-10`
308
309
310			`parity_error`
311			`wire`
312			`out`
313
314
315			`stop_error`
316			`wire`
317			`out`
318
319
320			`data_avail`
321			`wire`
322			`out`
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338