URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [uart/] [sim/] [testbenches/] [xml/] [uart_rx_tb.xml] - Blame information for rev 135

Details | Compare with Previous | View Log





xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
opencores.org
logic
uart
rx_tb
 
 
 
 

 
 
 

  gen_verilog
  104.0
  none
   :*common:*
  tools/verilog/gen_verilog
   
    
      destination
      uart_rx_tb
    
  

 
 
 
 
 

 
 
 
 


    UART_MODEL_CLKCNT4'hc
    UART_MODEL_SIZE4
    DIVIDER4'b0000

 
       
 
 
              
              Params
              
              
                                   ipxact:library="logic"
                                   ipxact:name="uart"
                                   ipxact:version="rx_dut.params"/>
             
              
 
 
              
              Bfm
              
                                   ipxact:library="logic"
                                   ipxact:name="uart"
                                   ipxact:version="bfm.design"/>
              
 
 
 
              
              icarus
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="icarus"/>
              
              
 
 
 
 
 
              
              common:*common:*
              Verilog
              
                     
                            fs-common
                     
              
 
 
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
 
              
              lint:*Lint:*
              Verilog
              
                     
                            fs-lint
                     
              
 
 
 
 
 
      
 
 
 
 
 
 
 

 
 
 
 
  
 
    
      fs-common
 
      
        
        ../verilog/tb.ext
        verilogSourcefragment
      
 
    
 
 
 
    
      fs-sim
 
      
        
        ../verilog/common/uart_rx_tb
        verilogSourcemodule
      
 
 
    
 
 
 
    
      fs-lint
 
      
        
        ../verilog/common/uart_rx_tb
        verilogSourcemodule
      
 
 
    
 
 
 
 
 
 
 
  
 
 
 
 


Line No.	Rev	Author	Line
1	131	jt_eaton
2
30	135	jt_eaton
31			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
32	131	jt_eaton	`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34	135	jt_eaton	`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014`
35			`http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
36	131	jt_eaton
37	135	jt_eaton	`opencores.org`
38			`logic`
39			`uart`
40			`rx_tb`
41	131	jt_eaton
42
43
44
45	135	jt_eaton
46	131	jt_eaton
47
48
49	135	jt_eaton
50			`gen_verilog`
51			`104.0`
52			`none`
53			`:common:`
54			`tools/verilog/gen_verilog`
55
56
57			`destination`
58			`uart_rx_tb`
59
60
61
62	131	jt_eaton
63
64
65
66
67	135	jt_eaton
68	131	jt_eaton
69
70
71
72	135	jt_eaton
73
74			`UART_MODEL_CLKCNT4'hc`
75			`UART_MODEL_SIZE4`
76			`DIVIDER4'b0000`
77
78	131	jt_eaton
79	135	jt_eaton
80	131	jt_eaton
81
82	135	jt_eaton
83			`Params`
84
85
86			`ipxact:library="logic"`
87			`ipxact:name="uart"`
88			`ipxact:version="rx_dut.params"/>`
89
90
91	131	jt_eaton
92
93	135	jt_eaton
94			`Bfm`
95
96			`ipxact:library="logic"`
97			`ipxact:name="uart"`
98			`ipxact:version="bfm.design"/>`
99
100	131	jt_eaton
101
102
103	135	jt_eaton
104			`icarus`
105
106
107			`ipxact:library="Testbench"`
108			`ipxact:name="toolflow"`
109			`ipxact:version="icarus"/>`
110
111
112	131	jt_eaton
113
114
115
116
117	135	jt_eaton
118			`common:common:`
119			`Verilog`
120
121
122			`fs-common`
123
124
125	131	jt_eaton
126
127
128	135	jt_eaton
129			`sim:Simulation:`
130			`Verilog`
131
132
133			`fs-sim`
134
135
136	131	jt_eaton
137
138	135	jt_eaton
139			`lint:Lint:`
140			`Verilog`
141
142
143			`fs-lint`
144
145
146	131	jt_eaton
147
148
149
150
151	135	jt_eaton
152	131	jt_eaton
153
154
155
156
157
158
159	135	jt_eaton
160	131	jt_eaton
161
162
163
164	135	jt_eaton
165	131	jt_eaton
166	135	jt_eaton
167			`fs-common`
168	131	jt_eaton
169	135	jt_eaton
170
171			`../verilog/tb.ext`
172			`verilogSourcefragment`
173
174	131	jt_eaton
175	135	jt_eaton
176	131	jt_eaton
177
178
179	135	jt_eaton
180			`fs-sim`
181	131	jt_eaton
182	135	jt_eaton
183
184			`../verilog/common/uart_rx_tb`
185			`verilogSourcemodule`
186
187	131	jt_eaton
188
189	135	jt_eaton
190	131	jt_eaton
191
192
193	135	jt_eaton
194			`fs-lint`
195	131	jt_eaton
196	135	jt_eaton
197
198			`../verilog/common/uart_rx_tb`
199			`verilogSourcemodule`
200
201	131	jt_eaton
202
203	135	jt_eaton
204	131	jt_eaton
205
206
207
208
209
210
211	135	jt_eaton
212	131	jt_eaton
213
214
215
216	135	jt_eaton

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [uart/] [sim/] [testbenches/] [xml/] [uart_rx_tb.xml] - Blame information for rev 135