OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_memory/] [sim/] [testbenches/] [xml/] [wb_memory_def_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30 135 jt_eaton
31
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
32 131 jt_eaton
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
35
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
36 131 jt_eaton
 
37 135 jt_eaton
opencores.org
38
wishbone
39
wb_memory
40
def_lint
41 131 jt_eaton
 
42
 
43
 
44
 
45 135 jt_eaton
46 131 jt_eaton
 
47
 
48 135 jt_eaton
       
49 131 jt_eaton
 
50
 
51
 
52 135 jt_eaton
              
53
              Dut
54
              
55
              
56
                                   ipxact:library="wishbone"
57
                                   ipxact:name="wb_memory"
58
                                   ipxact:version="def_dut.params"/>
59
              
60
              
61 131 jt_eaton
 
62
 
63 135 jt_eaton
              
64
              lint
65
              :*Lint:*
66
              Verilog
67
              fs-lint
68
              
69 131 jt_eaton
 
70
 
71 135 jt_eaton
              
72
              rtl_check
73
              
74
              
75
                                   ipxact:library="Testbench"
76
                                   ipxact:name="toolflow"
77
                                   ipxact:version="rtl_check"/>
78
              
79
              
80 131 jt_eaton
 
81 135 jt_eaton
      
82 131 jt_eaton
 
83
 
84
 
85
 
86
 
87
 
88
 
89 135 jt_eaton
90 131 jt_eaton
 
91
 
92
 
93
 
94 135 jt_eaton
  
95 131 jt_eaton
 
96
 
97
 
98
 
99
 
100 135 jt_eaton
    
101 131 jt_eaton
 
102 135 jt_eaton
      fs-lint
103 131 jt_eaton
 
104 135 jt_eaton
      
105
        
106
        ../verilog/lint/wb_memory_def_lint
107
        verilogSource
108
        module
109
      
110 131 jt_eaton
 
111
 
112
 
113 135 jt_eaton
    
114 131 jt_eaton
 
115
 
116
 
117
 
118 135 jt_eaton
  
119 131 jt_eaton
 
120
 
121
 
122 135 jt_eaton
123 131 jt_eaton
 
124
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.