URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [sim/] [testbenches/] [xml/] [wb_uart16550_bus16_lit_tb.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
wishbone
wb_uart16550
bus16_lit_tb
 
 
 
 
 
 
 

 
 

  elab_verilog
  103.0
  none
  :*Simulation:*
  ./tools/verilog/elab_verilog

 
 
 

  trace_bus
  103.0
  none
  :*Simulation:*
  ./tools/verilog/trace_bus
    
    
      path
      root.dut
    
    
      bus_name
      wb
    
  

 
 
 
 

  gen_verilog
  104.0
  none
  common
  ./tools/verilog/gen_verilog
    
    
      destination
      top.bus16_lit_tb
    
    
      dest_dir
      ../verilog
    
    
      top
    
  

 
 
 

 
 
 


    UART_MODEL_CLKCNT4'b1100
    UART_MODEL_SIZE4

 
 
       
 
              
              Params
              
              
                                   spirit:library="wishbone"
                                   spirit:name="wb_uart16550"
                                   spirit:version="bus16_lit_dut.params"/>
             
              
 
 
              
              Bfm
              
                                   spirit:library="wishbone"
                                   spirit:name="wb_uart16550"
                                   spirit:version="bfm.design"/>
              
 
 
 
              
              icarus
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="icarus"/>
              
              
 
 
 
 
              
              headersheaders
              Verilog
              
              
 
              
              commoncommon
              Verilog
              
                     
                            fs-common
                     
 
              
 
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
              
              lint:*Lint:*
              Verilog
              
                     
                            fs-lint
                     
              
 
 
      
 
 
 
 
 
 
 

 
 
 
 
  
 
 
    
      fs-common
 
      
        
        ../verilog/tb.ext
        verilogSourcefragment
      
 
    
 
 
 
 
 
    
      fs-sim
 
 
 
      
        
        ../verilog/common/top.bus16_lit_tb
        verilogSourcemodule
      
 
 
 
 
 
 
    
 
 
    
      fs-lint
 
      
        
        ../verilog/common/top.bus16_lit_tb
        verilogSourcemodule
      
 
 
 
 
 
    
 
 
 
 
  
 
 
 
 


Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [sim/] [testbenches/] [xml/] [wb_uart16550_bus16_lit_tb.xml] - Blame information for rev 131

Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`opencores.org`
38			`wishbone`
39			`wb_uart16550`
40			`bus16_lit_tb`
41
42
43
44
45
46
47
48
49
50
51
52			`elab_verilog`
53			`103.0`
54			`none`
55			`:Simulation:`
56			`./tools/verilog/elab_verilog`
57
58
59
60
61
62			`trace_bus`
63			`103.0`
64			`none`
65			`:Simulation:`
66			`./tools/verilog/trace_bus`
67
68
69			`path`
70			`root.dut`
71
72
73			`bus_name`
74			`wb`
75
76
77
78
79
80
81
82
83			`gen_verilog`
84			`104.0`
85			`none`
86			`common`
87			`./tools/verilog/gen_verilog`
88
89
90			`destination`
91			`top.bus16_lit_tb`
92
93
94			`dest_dir`
95			`../verilog`
96
97
98			`top`
99
100
101
102
103
104
105
106
107
108
109
110
111			`UART_MODEL_CLKCNT4'b1100`
112			`UART_MODEL_SIZE4`
113
114
115
116
117
118
119			`Params`
120
121
122			`spirit:library="wishbone"`
123			`spirit:name="wb_uart16550"`
124			`spirit:version="bus16_lit_dut.params"/>`
125
126
127
128
129
130			`Bfm`
131
132			`spirit:library="wishbone"`
133			`spirit:name="wb_uart16550"`
134			`spirit:version="bfm.design"/>`
135
136
137
138
139
140			`icarus`
141
142
143			`spirit:library="Testbench"`
144			`spirit:name="toolflow"`
145			`spirit:version="icarus"/>`
146
147
148
149
150
151
152
153			`headersheaders`
154			`Verilog`
155
156
157
158
159			`commoncommon`
160			`Verilog`
161
162
163			`fs-common`
164
165
166
167
168
169
170			`sim:Simulation:`
171			`Verilog`
172
173
174			`fs-sim`
175
176
177
178
179			`lint:Lint:`
180			`Verilog`
181
182
183			`fs-lint`
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205			`fs-common`
206
207
208
209			`../verilog/tb.ext`
210			`verilogSourcefragment`
211
212
213
214
215
216
217
218
219
220			`fs-sim`
221
222
223
224
225
226			`../verilog/common/top.bus16_lit_tb`
227			`verilogSourcemodule`
228
229
230
231
232
233
234
235
236
237
238
239			`fs-lint`
240
241
242
243			`../verilog/common/top.bus16_lit_tb`
244			`verilogSourcemodule`
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261