OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [divider/] [rtl/] [verilog/] [divider_def.v] - Blame information for rev 131

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
module
2
cde_divider_def
3
 
4
#(parameter   SIZE=4,
5
  parameter   SAMPLE=0,
6
  parameter   RESET=1
7
 )
8
(
9
input  wire              clk,
10
input  wire              reset,
11
input  wire              enable,
12
input  wire [SIZE-1:0]   divider_in,
13
output  reg              divider_out
14
                         );
15
 
16
reg  [SIZE-1:0]        divide_cnt;
17
 
18
always@(posedge clk)
19
  if(reset)            divider_out    <= RESET;
20
  else
21
  if(!enable)          divider_out    <= 1'b0;
22
  else                 divider_out    <=  ( divide_cnt == SAMPLE );
23
 
24
 
25
 
26
always@(posedge clk)
27
  if(reset)            divide_cnt    <= divider_in;
28
  else
29
  if(!enable)          divide_cnt    <= divide_cnt;
30
  else
31
  if(!(|divide_cnt))   divide_cnt    <= divider_in;
32
  else                 divide_cnt    <= divide_cnt - 'b1;
33
 
34
 
35
 
36
 
37
 
38
 
39
endmodule
40
 
41
 
42
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.