OpenCores
URL https://opencores.org/ocsvn/sockit_owm/sockit_owm/trunk

Subversion Repositories sockit_owm

[/] [sockit_owm/] [trunk/] [sim/] [gtkwave.sav] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 iztok 
[timestart] 0
2 3 iztok 
[size] 1366 691
3 2 iztok 
[pos] -1 -1
4 3 iztok 
*-29.539524 1000162666 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
5 2 iztok 
[treeopen] onewire_tb.
6 
@28
7 
onewire_tb.clk
8 
onewire_tb.rst
9 
@800200
10 
-Avalon MM bus
11 
@28
12 
onewire_tb.avalon_write
13 
onewire_tb.avalon_read
14 
onewire_tb.avalon_interrupt
15 
@1000200
16 
-Avalon MM bus
17 
@800200
18 
-1-wire master
19 3 iztok 
@200
20 
-clock divider
21 2 iztok 
@28
22 
onewire_tb.onewire_master.pls
23 3 iztok 
@200
24 
-control/satus
25 2 iztok 
@28
26 3 iztok 
onewire_tb.onewire_master.owr_cyc
27 
onewire_tb.onewire_master.owr_ovd
28 2 iztok 
onewire_tb.onewire_master.owr_rst
29 3 iztok 
onewire_tb.onewire_master.owr_dat
30 
@200
31 
-state machine
32 
@c00201
33 
-timing
34 
@200
35 
-reset timing
36 
@22
37 
onewire_tb.onewire_master.t_rst[7:0]
38 
onewire_tb.onewire_master.t_rsth[7:0]
39 
onewire_tb.onewire_master.t_rstp[7:0]
40 
@200
41 
-read/write timing
42 
@22
43 
onewire_tb.onewire_master.t_bit[7:0]
44 
onewire_tb.onewire_master.t_dat1[7:0]
45 
onewire_tb.onewire_master.t_bits[7:0]
46 
onewire_tb.onewire_master.t_dat0[7:0]
47 
@1401201
48 
-timing
49 
@200
50 
-select & power
51 
@28
52 2 iztok 
onewire_tb.onewire_master.owr_sel[1:0]
53 
@1000200
54 
-1-wire master
55 
@28
56 3 iztok 
onewire_tb.owr_p
57 
onewire_tb.owr_e
58 
onewire_tb.owr_i
59 
[pattern_trace] 1
60 
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.