URL https://opencores.org/ocsvn/sockit_owm/sockit_owm/trunk

Subversion Repositories sockit_owm

[/] [sockit_owm/] [trunk/] [sim/] [readme.txt] - Blame information for rev 3

Details | Compare with Previous | View Log


Instructions for running the testbench
 
Files:
- sim/gtkwave.sav (GTKWave waveform save file)
- sim/iverilog_gtkwave.scr (Bash script)
- sim/iverilog_gtkwave.cmd (Windows cmd script)
 
Requirements:
- Icarus Verilog simulator
- GTKWave waveform viewer (not essential)
 
Procedure:
1. First CD into the sim/ directory.
2. modify the test parameters in the script (the loop can be commented out)
3. run the script ./iverilog_gtkwave.scr

Line No.	Rev	Author	Line
1	3	iztok	`Instructions for running the testbench`
2
3			`Files:`
4			`- sim/gtkwave.sav (GTKWave waveform save file)`
5			`- sim/iverilog_gtkwave.scr (Bash script)`
6			`- sim/iverilog_gtkwave.cmd (Windows cmd script)`
7
8			`Requirements:`
9			`- Icarus Verilog simulator`
10			`- GTKWave waveform viewer (not essential)`
11
12			`Procedure:`
13			`1. First CD into the sim/ directory.`
14			`2. modify the test parameters in the script (the loop can be commented out)`
15			`3. run the script ./iverilog_gtkwave.scr`

Browse

Tools

Subversion Repositories sockit_owm

[/] [sockit_owm/] [trunk/] [sim/] [readme.txt] - Blame information for rev 3