OpenCores
URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [example/] [interrupt/] [tb.gtkw] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 sinclairrf
[*]
2
[*] GTKWave Analyzer v3.3.34 (w)1999-2012 BSI
3
[*] Sat Jun 20 01:50:44 2015
4
[*]
5
[dumpfile] "/home/rsinclair/Projects/ssbcc-interrupt/example/interrupt/tb.vcd"
6
[dumpfile_mtime] "Sat Jun 20 01:39:12 2015"
7
[dumpfile_size] 2501556
8
[savefile] "/home/rsinclair/Projects/ssbcc-interrupt/example/interrupt/tb.gtkw"
9
[timestart] 0
10
[size] 959 576
11
[pos] -1 -1
12
*-26.975466 8500000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13
[treeopen] tb.
14
[treeopen] tb.uut.
15
[sst_width] 43
16
[signals_width] 218
17
[sst_expanded] 0
18
[sst_vpaned_height] 151
19
@28
20
tb.s_rst
21
tb.s_clk
22
tb.s_interrupt
23
tb.s_UART_Tx
24
tb.uut.s__o_uart_tx__Tx_busy
25
@200
26
-
27
@28
28
tb.uut.s_interrupt
29
@22
30
>200000
31
tb.uut.s_PC[9:0]
32
>100000
33
tb.uut.s_opcode[8:0]
34
@820
35
>0
36
tb.uut.s_opcode_name[23:0]
37
@22
38
tb.uut.s_R_stack_ptr[3:0]
39
tb.uut.s_R[9:0]
40
tb.uut.s_T[7:0]
41
tb.uut.s_N[7:0]
42
tb.uut.s_Np_stack_ptr[3:0]
43
@29
44
tb.uut.s_interrupt_ena
45
@28
46
tb.uut.s_interrupt_mask[1:0]
47
tb.uut.s_interrupt_raw[1:0]
48
[pattern_trace] 1
49
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.