OpenCores
URL https://opencores.org/ocsvn/uart2spi/uart2spi/trunk

Subversion Repositories uart2spi

[/] [uart2spi/] [trunk/] [verif/] [models/] [st_m25p16/] [release notes.txt] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 dinesha
 M25P16 SERIAL FLAH MEMORY Verilog MODEL - Release notes
2
 
3
 WARNING : These Verilog models are provided "as is" without warranty of any kind, including, but not
4
 limited to, any implied warranty of merchantability and fitness for a particular purpose.
5
 
6
 
7
 ******************************************************************************************************************
8
 *  Model Revision *  datasheet * Release Notes - News                                  *     Date      *  Author *
9
 ******************************************************************************************************************
10
 *     1.0         *    1.5     * Model Written                                         * January 2003  *   HC    *
11
 ******************************************************************************************************************
12
 *     1.1         *    2.0     * MEMORY_ACCES.V:                                       * February 2004 *   HC    *
13
 *                 *            * - correction to avoid address treatment problems      *               *         *
14
 *                 *            *   due to events evaluation races during simulation    *               *         *
15
 *                 *            *   (dependent on simulators).                          *               *         *
16
 *                 *            *                                                       *               *         *
17
 *                 *            * ACDC_CHECK.V :                                        *               *         *
18
 *                 *            * - tCH, tCL and tSHWL checking resolution improved     *               *         *
19
 *                 *            *                                                       *               *         *
20
 *                 *            * INTERNAL LOGIC.V:                                     *               *         *
21
 *                 *            * - tBE and tSE management improved                     *               *         *
22
 *                 *            * - tRES Bug corrected                                  *               *         *
23
 *                 *            *                                                       *               *         *
24
 ******************************************************************************************************************
25
 *     1.2         *    2.0     * - Add the RDID instruction                            * June 2004 * Xue feng    *
26
 ******************************************************************************************************************
27
 
28
 
29
 TECHNICAL SUPPORT
30
 
31
 For current information on M25Pxx products, please consult our pages on the world wide web:
32
 www.st.com/eeprom
33
 
34
 If you have any questions or suggestions concerning the matters raised in this document, please send
35
 them to the following electronic mail addresses:
36
           apps.eeprom@st.com (for application support)
37
           ask.memory@st.com  (for general enquiries)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.