OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [docs/] [doxygenDocs/] [latex/] [classtest_serial__receiver_1_1behavior.tex] - Blame information for rev 40

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 40 leonardoar
\section{behavior Architecture Reference}
2
\label{classtest_serial__receiver_1_1behavior}\index{behavior@{behavior}}
3
 
4
 
5
Test \doxyref{serial\-\_\-receiver}{p.}{classserial__receiver} module module.
6
 
7
 
8
\\*
9
\\*
10
\subsection*{Processes}
11
 \begin{DoxyCompactItemize}
12
\item
13
{\bf baud\-Clk\-\_\-process}{\bfseries  (  )}\label{classtest_serial__receiver_1_1behavior_a32c354a3244adeb38255c6170c2d2703}
14
 
15
\item
16
{\bf baud\-Over\-Sample\-Clk\-\_\-process}{\bfseries  (  )}\label{classtest_serial__receiver_1_1behavior_a93c030323eed7ace4a6bde604c208d39}
17
 
18
\item
19
{\bf stim\-\_\-proc}{\bfseries  (  )}\label{classtest_serial__receiver_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}
20
 
21
\end{DoxyCompactItemize}
22
\subsection*{Components}
23
 \begin{DoxyCompactItemize}
24
\item
25
{\bf serial\-\_\-receiver}  {\bfseries }
26
\begin{DoxyCompactList}\small\item\em Reset input. \end{DoxyCompactList}\end{DoxyCompactItemize}
27
\subsection*{Constants}
28
 \begin{DoxyCompactItemize}
29
\item
30
{\bf baud\-Clk\-\_\-period} {\bfseries time  \-:=  8 . 6805  us } \label{classtest_serial__receiver_1_1behavior_ad0dd3f1154c3030d39eaffd60c737ae8}
31
 
32
\item
33
{\bf baud\-Over\-Sample\-Clk\-\_\-period} {\bfseries time  \-:=  1 . 085  us } \label{classtest_serial__receiver_1_1behavior_a5629eb3c8ab825e097472594eb8eee97}
34
 
35
\end{DoxyCompactItemize}
36
\subsection*{Signals}
37
 \begin{DoxyCompactItemize}
38
\item
39
{\bf rst} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_serial__receiver_1_1behavior_ad0e9ff1195cc92fc010eaaee1f262ffa}
40
 
41
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
42
{\bf baud\-Clk} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_serial__receiver_1_1behavior_a00c05fda624fc5737da97cf96f6462b2}
43
 
44
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
45
{\bf baud\-Over\-Sample\-Clk} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_serial__receiver_1_1behavior_afa7ddfe0dc43a79046819f07a6e07242}
46
 
47
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
48
{\bf serial\-\_\-in} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_serial__receiver_1_1behavior_a230717773096fbac75694b6dab3ad106}
49
 
50
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
51
{\bf data\-\_\-ready} {\bfseries std\-\_\-logic } \label{classtest_serial__receiver_1_1behavior_a22d3daac34a94035ee8d6d94408a9f84}
52
 
53
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
54
{\bf data\-\_\-byte} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits -\/   1  )    downto    0  ) } \label{classtest_serial__receiver_1_1behavior_addeb5228bce5b84c83d1c25bb6970115}
55
 
56
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\end{DoxyCompactItemize}
57
\subsection*{Instantiations}
58
 \begin{DoxyCompactItemize}
59
\item
60
{\bf uut}  {\bfseries serial\-\_\-receiver}   \label{classtest_serial__receiver_1_1behavior_a1619316ad715601eb5d3559db829ac05}
61
 
62
\begin{DoxyCompactList}\small\item\em Instantiate the Unit Under Test (U\-U\-T) \end{DoxyCompactList}\end{DoxyCompactItemize}
63
 
64
 
65
\subsection{Detailed Description}
66
Test \doxyref{serial\-\_\-receiver}{p.}{classserial__receiver} module module.
67
 
68
Receive some simulated byte stream and verify received values
69
 
70
Definition at line 16 of file test\-Serial\-\_\-receiver.\-vhd.
71
 
72
 
73
 
74
\subsection{Member Data Documentation}
75
\index{test\-Serial\-\_\-receiver\-::behavior@{test\-Serial\-\_\-receiver\-::behavior}!serial\-\_\-receiver@{serial\-\_\-receiver}}
76
\index{serial\-\_\-receiver@{serial\-\_\-receiver}!testSerial_receiver::behavior@{test\-Serial\-\_\-receiver\-::behavior}}
77
\subsubsection[{serial\-\_\-receiver}]{\setlength{\rightskip}{0pt plus 5cm}{\bf serial\-\_\-receiver} {\bfseries  } \hspace{0.3cm}{\ttfamily  [Component]}}\label{classtest_serial__receiver_1_1behavior_aba360668a57d8e28992f6f2241e4685b}
78
 
79
 
80
Reset input.
81
 
82
Baud oversampled 8x (Best way to detect start bit) Uart serial input Data received and ready to be read Data byte received
83
 
84
Definition at line 20 of file test\-Serial\-\_\-receiver.\-vhd.
85
 
86
 
87
 
88
The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
89
\item
90
E\-:/uart\-\_\-block/hdl/ise\-Project/{\bf test\-Serial\-\_\-receiver.\-vhd}\end{DoxyCompactItemize}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.