1 |
2 |
ZTEX |
############################################################################
|
2 |
|
|
## Memory Controller 3
|
3 |
|
|
## Memory Device: DDR_SDRAM->MT46V32M16XX-5B-IT
|
4 |
|
|
## Frequency: 200 MHz
|
5 |
|
|
## Time Period: 5000 ps
|
6 |
|
|
## Supported Part Numbers: MT46V32M16BN-5B-IT
|
7 |
|
|
############################################################################
|
8 |
|
|
|
9 |
|
|
############################################################################
|
10 |
|
|
## I/O TERMINATION
|
11 |
|
|
############################################################################
|
12 |
|
|
NET "ddr_dram_dq[*]" IN_TERM = UNTUNED_SPLIT_50;
|
13 |
|
|
NET "ddr_dram_dqs" IN_TERM = UNTUNED_SPLIT_50;
|
14 |
|
|
NET "ddr_dram_udqs" IN_TERM = UNTUNED_SPLIT_50;
|
15 |
|
|
|
16 |
|
|
NET "ddr_dram_a[*]" OUT_TERM = UNTUNED_50;
|
17 |
|
|
NET "ddr_dram_ba[*]" OUT_TERM = UNTUNED_50;
|
18 |
|
|
NET "ddr_dram_ck" OUT_TERM = UNTUNED_50;
|
19 |
|
|
NET "ddr_dram_ck_n" OUT_TERM = UNTUNED_50;
|
20 |
|
|
NET "ddr_dram_cke" OUT_TERM = UNTUNED_50;
|
21 |
|
|
NET "ddr_dram_ras_n" OUT_TERM = UNTUNED_50;
|
22 |
|
|
NET "ddr_dram_cas_n" OUT_TERM = UNTUNED_50;
|
23 |
|
|
NET "ddr_dram_we_n" OUT_TERM = UNTUNED_50;
|
24 |
|
|
NET "ddr_dram_dm" OUT_TERM = UNTUNED_50;
|
25 |
|
|
NET "ddr_dram_udm" OUT_TERM = UNTUNED_50;
|
26 |
|
|
|
27 |
|
|
############################################################################
|
28 |
|
|
# I/O STANDARDS
|
29 |
|
|
############################################################################
|
30 |
|
|
NET "ddr_dram_dq[*]" IOSTANDARD = SSTL2_II;
|
31 |
|
|
NET "ddr_dram_dqs" IOSTANDARD = SSTL2_II;
|
32 |
|
|
NET "ddr_dram_udqs" IOSTANDARD = SSTL2_II;
|
33 |
|
|
NET "ddr_rzq" IOSTANDARD = SSTL2_II;
|
34 |
|
|
NET "ddr_zio" IOSTANDARD = SSTL2_II;
|
35 |
|
|
|
36 |
|
|
NET "ddr_dram_a[*]" IOSTANDARD = SSTL2_II;
|
37 |
|
|
NET "ddr_dram_ba[*]" IOSTANDARD = SSTL2_II;
|
38 |
|
|
NET "ddr_dram_ck" IOSTANDARD = DIFF_SSTL2_II;
|
39 |
|
|
NET "ddr_dram_ck_n" IOSTANDARD = DIFF_SSTL2_II;
|
40 |
|
|
NET "ddr_dram_cke" IOSTANDARD = SSTL2_II;
|
41 |
|
|
NET "ddr_dram_ras_n" IOSTANDARD = SSTL2_II;
|
42 |
|
|
NET "ddr_dram_cas_n" IOSTANDARD = SSTL2_II;
|
43 |
|
|
NET "ddr_dram_we_n" IOSTANDARD = SSTL2_II;
|
44 |
|
|
NET "ddr_dram_dm" IOSTANDARD = SSTL2_II;
|
45 |
|
|
NET "ddr_dram_udm" IOSTANDARD = SSTL2_II;
|
46 |
|
|
|
47 |
|
|
|
48 |
|
|
############################################################################
|
49 |
|
|
# MCB 3
|
50 |
|
|
# Pin Location Constraints for Clock, Masks, Address, and Controls
|
51 |
|
|
############################################################################
|
52 |
|
|
|
53 |
|
|
NET "ddr_dram_dq[4]" LOC = "F2" ;
|
54 |
|
|
NET "ddr_dram_dq[5]" LOC = "F1" ;
|
55 |
|
|
NET "ddr_dram_dq[6]" LOC = "G3" ;
|
56 |
|
|
NET "ddr_dram_dq[7]" LOC = "G1" ;
|
57 |
|
|
NET "ddr_dram_dq[2]" LOC = "J3" ;
|
58 |
|
|
NET "ddr_dram_dq[3]" LOC = "J1" ;
|
59 |
|
|
NET "ddr_dram_dq[0]" LOC = "K2" ;
|
60 |
|
|
NET "ddr_dram_dq[1]" LOC = "K1" ;
|
61 |
|
|
|
62 |
|
|
NET "ddr_dram_dq[8]" LOC = "L3" ;
|
63 |
|
|
NET "ddr_dram_dq[9]" LOC = "L1" ;
|
64 |
|
|
NET "ddr_dram_dq[10]" LOC = "M2" ;
|
65 |
|
|
NET "ddr_dram_dq[11]" LOC = "M1" ;
|
66 |
|
|
NET "ddr_dram_dq[12]" LOC = "P2" ;
|
67 |
|
|
NET "ddr_dram_dq[13]" LOC = "P1" ;
|
68 |
|
|
NET "ddr_dram_dq[14]" LOC = "R2" ;
|
69 |
|
|
NET "ddr_dram_dq[15]" LOC = "R1" ;
|
70 |
|
|
|
71 |
|
|
NET "ddr_dram_dqs" LOC = "H2" ;
|
72 |
|
|
NET "ddr_dram_udqs" LOC = "N3" ;
|
73 |
|
|
|
74 |
|
|
NET "ddr_dram_ba[0]" LOC = "C3" ;
|
75 |
|
|
NET "ddr_dram_ba[1]" LOC = "C2" ;
|
76 |
|
|
|
77 |
|
|
NET "ddr_dram_a[0]" LOC = "K5" ;
|
78 |
|
|
NET "ddr_dram_a[1]" LOC = "K6" ;
|
79 |
|
|
NET "ddr_dram_a[2]" LOC = "D1" ;
|
80 |
|
|
NET "ddr_dram_a[3]" LOC = "L4" ;
|
81 |
|
|
NET "ddr_dram_a[4]" LOC = "G5" ;
|
82 |
|
|
NET "ddr_dram_a[5]" LOC = "H4" ;
|
83 |
|
|
NET "ddr_dram_a[6]" LOC = "H3" ;
|
84 |
|
|
NET "ddr_dram_a[7]" LOC = "D3" ;
|
85 |
|
|
NET "ddr_dram_a[8]" LOC = "B2" ;
|
86 |
|
|
NET "ddr_dram_a[9]" LOC = "A2" ;
|
87 |
|
|
NET "ddr_dram_a[10]" LOC = "G6" ;
|
88 |
|
|
NET "ddr_dram_a[11]" LOC = "E3" ;
|
89 |
|
|
NET "ddr_dram_a[12]" LOC = "F3" ;
|
90 |
|
|
|
91 |
|
|
NET "ddr_dram_dm" LOC = "J4" ;
|
92 |
|
|
NET "ddr_dram_udm" LOC = "K3" ;
|
93 |
|
|
|
94 |
|
|
NET "ddr_dram_ras_n" LOC = "J6" ;
|
95 |
|
|
NET "ddr_dram_cas_n" LOC = "H5" ;
|
96 |
|
|
NET "ddr_dram_we_n" LOC = "C1" ;
|
97 |
|
|
|
98 |
|
|
NET "ddr_dram_ck" LOC = "E2" ;
|
99 |
|
|
NET "ddr_dram_ck_n" LOC = "E1" ;
|
100 |
|
|
NET "ddr_dram_cke" LOC = "F4" ;
|
101 |
|
|
|
102 |
|
|
# NC pins
|
103 |
|
|
NET "ddr_rzq" LOC = "M4" ;
|
104 |
|
|
NET "ddr_zio" LOC = "M5" ;
|
105 |
|
|
|
106 |
|
|
NET "*memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode" TIG;
|
107 |
|
|
NET "*c?_pll_lock" TIG;
|
108 |
|
|
INST "*memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;
|
109 |
|
|
|
110 |
|
|
#Please uncomment the below TIG if used in a design which enables self-refresh mode
|
111 |
|
|
#NET "*memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_REQ" TIG;
|