1 |
3 |
pas. |
Simulator report for usimplez_top
|
2 |
|
|
Wed Nov 09 11:48:19 2011
|
3 |
|
|
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
|
4 |
|
|
|
5 |
|
|
|
6 |
|
|
---------------------
|
7 |
|
|
; Table of Contents ;
|
8 |
|
|
---------------------
|
9 |
|
|
1. Legal Notice
|
10 |
|
|
2. Simulator Summary
|
11 |
|
|
3. Simulator Settings
|
12 |
|
|
4. Simulation Waveforms
|
13 |
|
|
5. |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ALTSYNCRAM
|
14 |
|
|
6. Coverage Summary
|
15 |
|
|
7. Complete 1/0-Value Coverage
|
16 |
|
|
8. Missing 1-Value Coverage
|
17 |
|
|
9. Missing 0-Value Coverage
|
18 |
|
|
10. Simulator INI Usage
|
19 |
|
|
11. Simulator Messages
|
20 |
|
|
|
21 |
|
|
|
22 |
|
|
|
23 |
|
|
----------------
|
24 |
|
|
; Legal Notice ;
|
25 |
|
|
----------------
|
26 |
|
|
Copyright (C) 1991-2010 Altera Corporation
|
27 |
|
|
Your use of Altera Corporation's design tools, logic functions
|
28 |
|
|
and other software and tools, and its AMPP partner logic
|
29 |
|
|
functions, and any output files from any of the foregoing
|
30 |
|
|
(including device programming or simulation files), and any
|
31 |
|
|
associated documentation or information are expressly subject
|
32 |
|
|
to the terms and conditions of the Altera Program License
|
33 |
|
|
Subscription Agreement, Altera MegaCore Function License
|
34 |
|
|
Agreement, or other applicable license agreement, including,
|
35 |
|
|
without limitation, that your use is for the sole purpose of
|
36 |
|
|
programming logic devices manufactured by Altera and sold by
|
37 |
|
|
Altera or its authorized distributors. Please refer to the
|
38 |
|
|
applicable agreement for further details.
|
39 |
|
|
|
40 |
|
|
|
41 |
|
|
|
42 |
|
|
+--------------------------------------------+
|
43 |
|
|
; Simulator Summary ;
|
44 |
|
|
+-----------------------------+--------------+
|
45 |
|
|
; Type ; Value ;
|
46 |
|
|
+-----------------------------+--------------+
|
47 |
|
|
; Simulation Start Time ; 0 ps ;
|
48 |
|
|
; Simulation End Time ; 100.0 us ;
|
49 |
|
|
; Simulation Netlist Size ; 135 nodes ;
|
50 |
|
|
; Simulation Coverage ; 89.63 % ;
|
51 |
|
|
; Total Number of Transitions ; 113971 ;
|
52 |
|
|
; Simulation Breakpoints ; 0 ;
|
53 |
|
|
; Family ; Stratix II ;
|
54 |
|
|
; Device ; EP2S15F484C3 ;
|
55 |
|
|
+-----------------------------+--------------+
|
56 |
|
|
|
57 |
|
|
|
58 |
|
|
+-------------------------------------------------------------------------------------------------------------------------+
|
59 |
|
|
; Simulator Settings ;
|
60 |
|
|
+--------------------------------------------------------------------------------------------+------------+---------------+
|
61 |
|
|
; Option ; Setting ; Default Value ;
|
62 |
|
|
+--------------------------------------------------------------------------------------------+------------+---------------+
|
63 |
|
|
; Simulation mode ; Timing ; Timing ;
|
64 |
|
|
; Start time ; 0 ns ; 0 ns ;
|
65 |
|
|
; Simulation results format ; CVWF ; ;
|
66 |
|
|
; Add pins automatically to simulation output waveforms ; On ; On ;
|
67 |
|
|
; Check outputs ; Off ; Off ;
|
68 |
|
|
; Report simulation coverage ; On ; On ;
|
69 |
|
|
; Display complete 1/0 value coverage report ; On ; On ;
|
70 |
|
|
; Display missing 1-value coverage report ; On ; On ;
|
71 |
|
|
; Display missing 0-value coverage report ; On ; On ;
|
72 |
|
|
; Detect setup and hold time violations ; Off ; Off ;
|
73 |
|
|
; Detect glitches ; Off ; Off ;
|
74 |
|
|
; Disable timing delays in Timing Simulation ; Off ; Off ;
|
75 |
|
|
; Generate Signal Activity File ; Off ; Off ;
|
76 |
|
|
; Generate VCD File for PowerPlay Power Analyzer ; Off ; Off ;
|
77 |
|
|
; Group bus channels in simulation results ; Off ; Off ;
|
78 |
|
|
; Preserve fewer signal transitions to reduce memory requirements ; On ; On ;
|
79 |
|
|
; Trigger vector comparison with the specified mode ; INPUT_EDGE ; INPUT_EDGE ;
|
80 |
|
|
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off ; Off ;
|
81 |
|
|
; Overwrite Waveform Inputs With Simulation Outputs ; Off ; ;
|
82 |
|
|
; Perform Glitch Filtering in Timing Simulation ; Auto ; Auto ;
|
83 |
|
|
+--------------------------------------------------------------------------------------------+------------+---------------+
|
84 |
|
|
|
85 |
|
|
|
86 |
|
|
+----------------------+
|
87 |
|
|
; Simulation Waveforms ;
|
88 |
|
|
+----------------------+
|
89 |
|
|
Waveform report data cannot be output to ASCII.
|
90 |
|
|
Please use Quartus II to view the waveform report data.
|
91 |
|
|
|
92 |
|
|
|
93 |
|
|
+-----------------------------------------------------------------------------------------------+
|
94 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ALTSYNCRAM ;
|
95 |
|
|
+-----------------------------------------------------------------------------------------------+
|
96 |
|
|
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.
|
97 |
|
|
|
98 |
|
|
|
99 |
|
|
+--------------------------------------------------------------------+
|
100 |
|
|
; Coverage Summary ;
|
101 |
|
|
+-----------------------------------------------------+--------------+
|
102 |
|
|
; Type ; Value ;
|
103 |
|
|
+-----------------------------------------------------+--------------+
|
104 |
|
|
; Total coverage as a percentage ; 89.63 % ;
|
105 |
|
|
; Total nodes checked ; 135 ;
|
106 |
|
|
; Total output ports checked ; 164 ;
|
107 |
|
|
; Total output ports with complete 1/0-value coverage ; 147 ;
|
108 |
|
|
; Total output ports with no 1/0-value coverage ; 17 ;
|
109 |
|
|
; Total output ports with no 1-value coverage ; 17 ;
|
110 |
|
|
; Total output ports with no 0-value coverage ; 17 ;
|
111 |
|
|
+-----------------------------------------------------+--------------+
|
112 |
|
|
|
113 |
|
|
|
114 |
|
|
The following table displays output ports that toggle between 1 and 0 during simulation.
|
115 |
|
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
116 |
|
|
; Complete 1/0-Value Coverage ;
|
117 |
|
|
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
|
118 |
|
|
; Node Name ; Output Port Name ; Output Port Type ;
|
119 |
|
|
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
|
120 |
|
|
; |usimplez_top|usimplez_cpu:cpu|we_o ; |usimplez_top|usimplez_cpu:cpu|we_o ; regout ;
|
121 |
|
|
; |usimplez_top|usimplez_cpu:cpu|estado.In1 ; |usimplez_top|usimplez_cpu:cpu|estado.In1 ; regout ;
|
122 |
|
|
; |usimplez_top|usimplez_cpu:cpu|co_reg_s[1] ; |usimplez_top|usimplez_cpu:cpu|co_reg_s[1] ; regout ;
|
123 |
|
|
; |usimplez_top|usimplez_cpu:cpu|co_reg_s[0] ; |usimplez_top|usimplez_cpu:cpu|co_reg_s[0] ; regout ;
|
124 |
|
|
; |usimplez_top|usimplez_cpu:cpu|co_reg_s[2] ; |usimplez_top|usimplez_cpu:cpu|co_reg_s[2] ; regout ;
|
125 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[10] ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[10] ; regout ;
|
126 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[0] ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[0] ; regout ;
|
127 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[1] ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[1] ; regout ;
|
128 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[2] ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[2] ; regout ;
|
129 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[3] ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[3] ; regout ;
|
130 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[4] ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[4] ; regout ;
|
131 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5] ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5] ; regout ;
|
132 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[6] ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[6] ; regout ;
|
133 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[9] ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[9] ; regout ;
|
134 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[11] ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[11] ; regout ;
|
135 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[10] ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[10] ; regout ;
|
136 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[0] ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[0] ; regout ;
|
137 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[5] ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[5] ; regout ;
|
138 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[4] ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[4] ; regout ;
|
139 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[3] ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[3] ; regout ;
|
140 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[2] ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[2] ; regout ;
|
141 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[0] ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[0] ; regout ;
|
142 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[1] ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[1] ; regout ;
|
143 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[11] ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[11] ; regout ;
|
144 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[9] ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[9] ; regout ;
|
145 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[8] ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[8] ; regout ;
|
146 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[6] ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[6] ; regout ;
|
147 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[7] ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[7] ; regout ;
|
148 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[0] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[0] ; regout ;
|
149 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[1] ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[1] ; regout ;
|
150 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[1] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[1] ; regout ;
|
151 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[2] ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[2] ; regout ;
|
152 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[2] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[2] ; regout ;
|
153 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[3] ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[3] ; regout ;
|
154 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[3] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[3] ; regout ;
|
155 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[4] ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[4] ; regout ;
|
156 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[4] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[4] ; regout ;
|
157 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[5] ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[5] ; regout ;
|
158 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[6] ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[6] ; regout ;
|
159 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a3 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a3 ; portadataout0 ;
|
160 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a3 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a4 ; portadataout1 ;
|
161 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a3 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a5 ; portadataout2 ;
|
162 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a3 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a6 ; portadataout3 ;
|
163 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a3 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a7 ; portadataout4 ;
|
164 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a3 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a8 ; portadataout5 ;
|
165 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a3 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a9 ; portadataout6 ;
|
166 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a3 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a10 ; portadataout7 ;
|
167 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a3 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a11 ; portadataout8 ;
|
168 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a0 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a0 ; portadataout0 ;
|
169 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a0 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a1 ; portadataout1 ;
|
170 |
|
|
; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a0 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ram_block1a2 ; portadataout2 ;
|
171 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~2 ; |usimplez_top|usimplez_cpu:cpu|Add2~2 ; sumout ;
|
172 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~2 ; |usimplez_top|usimplez_cpu:cpu|Add2~3 ; cout ;
|
173 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~6 ; |usimplez_top|usimplez_cpu:cpu|Add2~6 ; sumout ;
|
174 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~6 ; |usimplez_top|usimplez_cpu:cpu|Add2~7 ; cout ;
|
175 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~10 ; |usimplez_top|usimplez_cpu:cpu|Add2~10 ; sumout ;
|
176 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~10 ; |usimplez_top|usimplez_cpu:cpu|Add2~11 ; cout ;
|
177 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~14 ; |usimplez_top|usimplez_cpu:cpu|Add2~14 ; sumout ;
|
178 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~14 ; |usimplez_top|usimplez_cpu:cpu|Add2~15 ; cout ;
|
179 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~18 ; |usimplez_top|usimplez_cpu:cpu|Add2~18 ; sumout ;
|
180 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~18 ; |usimplez_top|usimplez_cpu:cpu|Add2~19 ; cout ;
|
181 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~22 ; |usimplez_top|usimplez_cpu:cpu|Add2~22 ; sumout ;
|
182 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~22 ; |usimplez_top|usimplez_cpu:cpu|Add2~23 ; cout ;
|
183 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~26 ; |usimplez_top|usimplez_cpu:cpu|Add2~26 ; sumout ;
|
184 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~26 ; |usimplez_top|usimplez_cpu:cpu|Add2~27 ; cout ;
|
185 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~30 ; |usimplez_top|usimplez_cpu:cpu|Add2~30 ; sumout ;
|
186 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~30 ; |usimplez_top|usimplez_cpu:cpu|Add2~31 ; cout ;
|
187 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~34 ; |usimplez_top|usimplez_cpu:cpu|Add2~34 ; sumout ;
|
188 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~34 ; |usimplez_top|usimplez_cpu:cpu|Add2~35 ; cout ;
|
189 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~38 ; |usimplez_top|usimplez_cpu:cpu|Add2~38 ; sumout ;
|
190 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~38 ; |usimplez_top|usimplez_cpu:cpu|Add2~39 ; cout ;
|
191 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~42 ; |usimplez_top|usimplez_cpu:cpu|Add2~42 ; sumout ;
|
192 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~42 ; |usimplez_top|usimplez_cpu:cpu|Add2~43 ; cout ;
|
193 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add2~46 ; |usimplez_top|usimplez_cpu:cpu|Add2~46 ; sumout ;
|
194 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~1 ; |usimplez_top|usimplez_cpu:cpu|Add0~1 ; sumout ;
|
195 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~1 ; |usimplez_top|usimplez_cpu:cpu|Add0~2 ; cout ;
|
196 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~5 ; |usimplez_top|usimplez_cpu:cpu|Add0~5 ; sumout ;
|
197 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~5 ; |usimplez_top|usimplez_cpu:cpu|Add0~6 ; cout ;
|
198 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~9 ; |usimplez_top|usimplez_cpu:cpu|Add0~9 ; sumout ;
|
199 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~9 ; |usimplez_top|usimplez_cpu:cpu|Add0~10 ; cout ;
|
200 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~13 ; |usimplez_top|usimplez_cpu:cpu|Add0~13 ; sumout ;
|
201 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~13 ; |usimplez_top|usimplez_cpu:cpu|Add0~14 ; cout ;
|
202 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~17 ; |usimplez_top|usimplez_cpu:cpu|Add0~17 ; sumout ;
|
203 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~17 ; |usimplez_top|usimplez_cpu:cpu|Add0~18 ; cout ;
|
204 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[8] ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[8] ; regout ;
|
205 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[7] ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[7] ; regout ;
|
206 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[6] ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[6] ; regout ;
|
207 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[5] ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[5] ; regout ;
|
208 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[4] ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[4] ; regout ;
|
209 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[3] ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[3] ; regout ;
|
210 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[2] ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[2] ; regout ;
|
211 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[1] ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[1] ; regout ;
|
212 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[0] ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[0] ; regout ;
|
213 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Selector32~0 ; |usimplez_top|usimplez_cpu:cpu|Selector32~0 ; combout ;
|
214 |
|
|
; |usimplez_top|usimplez_cpu:cpu|In0_o ; |usimplez_top|usimplez_cpu:cpu|In0_o ; regout ;
|
215 |
|
|
; |usimplez_top|usimplez_cpu:cpu|In1_o ; |usimplez_top|usimplez_cpu:cpu|In1_o ; regout ;
|
216 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Op0_o ; |usimplez_top|usimplez_cpu:cpu|Op0_o ; regout ;
|
217 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Op1_o ; |usimplez_top|usimplez_cpu:cpu|Op1_o ; regout ;
|
218 |
|
|
; |usimplez_top|usimplez_cpu:cpu|estado.Op0 ; |usimplez_top|usimplez_cpu:cpu|estado.Op0 ; regout ;
|
219 |
|
|
; |usimplez_top|usimplez_cpu:cpu|estado.In0 ; |usimplez_top|usimplez_cpu:cpu|estado.In0 ; regout ;
|
220 |
|
|
; |usimplez_top|usimplez_cpu:cpu|estado.Op1 ; |usimplez_top|usimplez_cpu:cpu|estado.Op1 ; regout ;
|
221 |
|
|
; |usimplez_top|usimplez_cpu:cpu|estado~6 ; |usimplez_top|usimplez_cpu:cpu|estado~6 ; combout ;
|
222 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Selector10~0 ; |usimplez_top|usimplez_cpu:cpu|Selector10~0 ; combout ;
|
223 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5]~0 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5]~0 ; combout ;
|
224 |
|
|
; |usimplez_top|usimplez_cpu:cpu|estado~7 ; |usimplez_top|usimplez_cpu:cpu|estado~7 ; combout ;
|
225 |
|
|
; |usimplez_top|usimplez_cpu:cpu|co_reg_s[2]~1 ; |usimplez_top|usimplez_cpu:cpu|co_reg_s[2]~1 ; combout ;
|
226 |
|
|
; |usimplez_top|usimplez_cpu:cpu|estado~8 ; |usimplez_top|usimplez_cpu:cpu|estado~8 ; combout ;
|
227 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[4]~0 ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[4]~0 ; combout ;
|
228 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5]~1 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5]~1 ; combout ;
|
229 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5]~2 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5]~2 ; combout ;
|
230 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5]~3 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5]~3 ; combout ;
|
231 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~4 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~4 ; combout ;
|
232 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5]~5 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5]~5 ; combout ;
|
233 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~6 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~6 ; combout ;
|
234 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~7 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~7 ; combout ;
|
235 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~8 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~8 ; combout ;
|
236 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~9 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~9 ; combout ;
|
237 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~10 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~10 ; combout ;
|
238 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~11 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~11 ; combout ;
|
239 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[0]~0 ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[0]~0 ; combout ;
|
240 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[0]~1 ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[0]~1 ; combout ;
|
241 |
|
|
; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[0]~2 ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[0]~2 ; combout ;
|
242 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[6]~0 ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[6]~0 ; combout ;
|
243 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[6]~1 ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[6]~1 ; combout ;
|
244 |
|
|
; |usimplez_top|usimplez_cpu:cpu|In0_o~0 ; |usimplez_top|usimplez_cpu:cpu|In0_o~0 ; combout ;
|
245 |
|
|
; |usimplez_top|we_o ; |usimplez_top|we_o ; padio ;
|
246 |
|
|
; |usimplez_top|in0_o ; |usimplez_top|in0_o ; padio ;
|
247 |
|
|
; |usimplez_top|in1_o ; |usimplez_top|in1_o ; padio ;
|
248 |
|
|
; |usimplez_top|op0_o ; |usimplez_top|op0_o ; padio ;
|
249 |
|
|
; |usimplez_top|op1_o ; |usimplez_top|op1_o ; padio ;
|
250 |
|
|
; |usimplez_top|clk_i ; |usimplez_top|clk_i~corein ; combout ;
|
251 |
|
|
; |usimplez_top|rst_i ; |usimplez_top|rst_i~corein ; combout ;
|
252 |
|
|
; |usimplez_top|clk_i~clkctrl ; |usimplez_top|clk_i~clkctrl ; outclk ;
|
253 |
|
|
; |usimplez_top|usimplez_cpu:cpu|In1_o~feeder ; |usimplez_top|usimplez_cpu:cpu|In1_o~feeder ; combout ;
|
254 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[10]~feeder ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[10]~feeder ; combout ;
|
255 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[5]~feeder ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[5]~feeder ; combout ;
|
256 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[4]~feeder ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[4]~feeder ; combout ;
|
257 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[11]~feeder ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[11]~feeder ; combout ;
|
258 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[9]~feeder ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[9]~feeder ; combout ;
|
259 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[8]~feeder ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[8]~feeder ; combout ;
|
260 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[6]~feeder ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[6]~feeder ; combout ;
|
261 |
|
|
; |usimplez_top|usimplez_cpu:cpu|data_bus_o[7]~feeder ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[7]~feeder ; combout ;
|
262 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[8]~feeder ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[8]~feeder ; combout ;
|
263 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[7]~feeder ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[7]~feeder ; combout ;
|
264 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[6]~feeder ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[6]~feeder ; combout ;
|
265 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[5]~feeder ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[5]~feeder ; combout ;
|
266 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Op0_o~feeder ; |usimplez_top|usimplez_cpu:cpu|Op0_o~feeder ; combout ;
|
267 |
|
|
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
|
268 |
|
|
|
269 |
|
|
|
270 |
|
|
The following table displays output ports that do not toggle to 1 during simulation.
|
271 |
|
|
+----------------------------------------------------------------------------------------------------------------+
|
272 |
|
|
; Missing 1-Value Coverage ;
|
273 |
|
|
+----------------------------------------------+----------------------------------------------+------------------+
|
274 |
|
|
; Node Name ; Output Port Name ; Output Port Type ;
|
275 |
|
|
+----------------------------------------------+----------------------------------------------+------------------+
|
276 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[7] ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[7] ; regout ;
|
277 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[8] ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[8] ; regout ;
|
278 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[5] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[5] ; regout ;
|
279 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[6] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[6] ; regout ;
|
280 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[7] ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[7] ; regout ;
|
281 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[7] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[7] ; regout ;
|
282 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[8] ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[8] ; regout ;
|
283 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[8] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[8] ; regout ;
|
284 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~21 ; |usimplez_top|usimplez_cpu:cpu|Add0~21 ; sumout ;
|
285 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~21 ; |usimplez_top|usimplez_cpu:cpu|Add0~22 ; cout ;
|
286 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~25 ; |usimplez_top|usimplez_cpu:cpu|Add0~25 ; sumout ;
|
287 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~25 ; |usimplez_top|usimplez_cpu:cpu|Add0~26 ; cout ;
|
288 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~29 ; |usimplez_top|usimplez_cpu:cpu|Add0~29 ; sumout ;
|
289 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~29 ; |usimplez_top|usimplez_cpu:cpu|Add0~30 ; cout ;
|
290 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~33 ; |usimplez_top|usimplez_cpu:cpu|Add0~33 ; sumout ;
|
291 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~12 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~12 ; combout ;
|
292 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~13 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~13 ; combout ;
|
293 |
|
|
+----------------------------------------------+----------------------------------------------+------------------+
|
294 |
|
|
|
295 |
|
|
|
296 |
|
|
The following table displays output ports that do not toggle to 0 during simulation.
|
297 |
|
|
+----------------------------------------------------------------------------------------------------------------+
|
298 |
|
|
; Missing 0-Value Coverage ;
|
299 |
|
|
+----------------------------------------------+----------------------------------------------+------------------+
|
300 |
|
|
; Node Name ; Output Port Name ; Output Port Type ;
|
301 |
|
|
+----------------------------------------------+----------------------------------------------+------------------+
|
302 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[7] ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[7] ; regout ;
|
303 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[8] ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[8] ; regout ;
|
304 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[5] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[5] ; regout ;
|
305 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[6] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[6] ; regout ;
|
306 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[7] ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[7] ; regout ;
|
307 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[7] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[7] ; regout ;
|
308 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[8] ; |usimplez_top|usimplez_cpu:cpu|cd_reg_s[8] ; regout ;
|
309 |
|
|
; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[8] ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[8] ; regout ;
|
310 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~21 ; |usimplez_top|usimplez_cpu:cpu|Add0~21 ; sumout ;
|
311 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~21 ; |usimplez_top|usimplez_cpu:cpu|Add0~22 ; cout ;
|
312 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~25 ; |usimplez_top|usimplez_cpu:cpu|Add0~25 ; sumout ;
|
313 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~25 ; |usimplez_top|usimplez_cpu:cpu|Add0~26 ; cout ;
|
314 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~29 ; |usimplez_top|usimplez_cpu:cpu|Add0~29 ; sumout ;
|
315 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~29 ; |usimplez_top|usimplez_cpu:cpu|Add0~30 ; cout ;
|
316 |
|
|
; |usimplez_top|usimplez_cpu:cpu|Add0~33 ; |usimplez_top|usimplez_cpu:cpu|Add0~33 ; sumout ;
|
317 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~12 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~12 ; combout ;
|
318 |
|
|
; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~13 ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o~13 ; combout ;
|
319 |
|
|
+----------------------------------------------+----------------------------------------------+------------------+
|
320 |
|
|
|
321 |
|
|
|
322 |
|
|
+---------------------+
|
323 |
|
|
; Simulator INI Usage ;
|
324 |
|
|
+--------+------------+
|
325 |
|
|
; Option ; Usage ;
|
326 |
|
|
+--------+------------+
|
327 |
|
|
|
328 |
|
|
|
329 |
|
|
+--------------------+
|
330 |
|
|
; Simulator Messages ;
|
331 |
|
|
+--------------------+
|
332 |
|
|
Info: *******************************************************************
|
333 |
|
|
Info: Running Quartus II Simulator
|
334 |
|
|
Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
|
335 |
|
|
Info: Processing started: Wed Nov 09 11:48:14 2011
|
336 |
|
|
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off usimplez -c usimplez_top
|
337 |
|
|
Info: Using vector source file "C:/Altera/qdesigns/usimplez00/usimplez_top.vwf"
|
338 |
|
|
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
|
339 |
|
|
Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
|
340 |
|
|
Info: Simulation partitioned into 1 sub-simulations
|
341 |
|
|
Info: Simulation coverage is 89.63 %
|
342 |
|
|
Info: Number of transitions in simulation is 113971
|
343 |
|
|
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
|
344 |
|
|
Info: Peak virtual memory: 121 megabytes
|
345 |
|
|
Info: Processing ended: Wed Nov 09 11:48:24 2011
|
346 |
|
|
Info: Elapsed time: 00:00:10
|
347 |
|
|
Info: Total CPU time (on all processors): 00:00:10
|
348 |
|
|
|
349 |
|
|
|