| 1 |
2 |
specular |
Wire-Frame 3D Graphics Accelerator IP Core
|
| 2 |
|
|
Project Monophony
|
| 3 |
|
|
================================================
|
| 4 |
|
|
Author: Kenji Ishimaru
|
| 5 |
|
|
|
| 6 |
|
|
2015/09/30
|
| 7 |
|
|
|
| 8 |
|
|
Overview
|
| 9 |
|
|
------------------------------------------
|
| 10 |
|
|
This IP Core is a wire-frame 3D hardware accelerator.
|
| 11 |
|
|
|
| 12 |
|
|
Features:
|
| 13 |
|
|
- Hardware Geometry Engine and Rasterizer
|
| 14 |
|
|
- Model-View-Projection matrix transformation
|
| 15 |
|
|
- Clipping
|
| 16 |
|
|
- Back-face culling
|
| 17 |
|
|
- Viewport mapping
|
| 18 |
|
|
- Wire-Frame rasterization with 8 bit color
|
| 19 |
|
|
- DMAC for reading 3D object vertices
|
| 20 |
|
|
- support triangle format only.
|
| 21 |
|
|
(does NOT support triangle strip, point, line etc.)
|
| 22 |
|
|
- Screen size: up to 2014 x 1536(QXGA)
|
| 23 |
|
|
- Small logic consumption
|
| 24 |
|
|
- Low bandwidth requirement
|
| 25 |
|
|
|
| 26 |
|
|
The IP Core does NOT support:
|
| 27 |
|
|
- Memory clear DMAC
|
| 28 |
|
|
- Filled triangle rasterization
|
| 29 |
|
|
- Texture mapping
|
| 30 |
|
|
- Lighting
|
| 31 |
|
|
|
| 32 |
|
|
Additional resources:
|
| 33 |
|
|
- Sample FPGA system implementation (DE0)
|
| 34 |
|
|
- with original VGA controller
|
| 35 |
|
|
- Demo applications
|
| 36 |
|
|
- C API for controlling 3D scene
|
| 37 |
|
|
- 3D model convert script
|
| 38 |
|
|
|
| 39 |
|
|
For more details,
|
| 40 |
|
|
please see doc/3DGraphics_IPCore_Specification.pdf.
|
| 41 |
|
|
|
| 42 |
|
|
|
| 43 |
|
|
Directories
|
| 44 |
|
|
---------------------------------------
|
| 45 |
|
|
|
| 46 |
|
|
The directory structure looks as follows:
|
| 47 |
|
|
doc/ - Documentation
|
| 48 |
|
|
rtl/ - HDL source code
|
| 49 |
|
|
scenario/ - Simulation test benches
|
| 50 |
|
|
bin/ - Simulation scripts
|
| 51 |
|
|
sim_work/ - Simulation work directory
|
| 52 |
|
|
implement/ - FPGA implementation example (DE0)
|
| 53 |
|
|
tool/ - 3D model convert tool and sample.
|
| 54 |
|
|
clib/ - C API source code
|
| 55 |
|
|
demo_app/ - Demo applications
|
| 56 |
|
|
|
| 57 |
|
|
IP Core Source Code
|
| 58 |
|
|
----------------------------
|
| 59 |
|
|
The IP Core is written by verilog-HDL. The source code is Vendor independent.
|
| 60 |
|
|
does not require any Vendor specific module.
|
| 61 |
|
|
|
| 62 |
|
|
Simulation
|
| 63 |
|
|
----------------------------
|
| 64 |
|
|
scenario directory contains simple rendering bench.
|
| 65 |
|
|
the rendering result is converted to bmp file.
|
| 66 |
|
|
|
| 67 |
|
|
For more details, please see sim_work/readme.txt
|
| 68 |
|
|
|
| 69 |
|
|
FPGA Sample Implementation
|
| 70 |
|
|
----------------------------
|
| 71 |
|
|
FPGA system implementation sample is available.
|
| 72 |
|
|
The target board is DE0.
|
| 73 |
|
|
The project data is tested on Quartus II Version 13.1
|
| 74 |
|
|
|
| 75 |
|
|
For more details, please see implement/readme.txt
|
| 76 |
|
|
|
| 77 |
|
|
Graphics C API
|
| 78 |
|
|
----------------------------
|
| 79 |
|
|
clib/ contains C API source code for this IP Core.
|
| 80 |
|
|
The API controls 3D scene, and controls IP Core by register configuration.
|
| 81 |
|
|
|
| 82 |
|
|
For more details,
|
| 83 |
|
|
please see doc/3DGraphics_C_Library_Specification.pdf.
|
| 84 |
|
|
|
| 85 |
|
|
|
| 86 |
|
|
Demo Application
|
| 87 |
|
|
----------------------------
|
| 88 |
|
|
demo_app/ contains demo applications.
|
| 89 |
|
|
simple_cube: rotating cube demo
|
| 90 |
|
|
main_cubes: rotating cubes. matrix push/pop demo
|
| 91 |
|
|
main_bear: bear characters
|
| 92 |
|
|
main_hand: hand animation
|
| 93 |
|
|
|
| 94 |
|
|
Screen shots of these demos are available in screen_shot/
|
| 95 |
|
|
|
| 96 |
|
|
3D Data Tool
|
| 97 |
|
|
----------------------------
|
| 98 |
|
|
tool/objcnv.pl perl script convertes .obj format 3D data to
|
| 99 |
|
|
C float array format, and output as C header file.
|
| 100 |
|
|
|
| 101 |
|
|
For more details, please see tool/readme.txt
|
